

MachXO2 Product Family Qualification Summary

Lattice Document # MS – 106923 June. 2020

TABLE OF CONTENTS

INTRODUCTION

The MachXO2 family of ultra-low power, instant-on, non-volatile PLDs has six devices with densities ranging from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), preengineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I2C controller and timer/counter. These

The MachXO2 devices are designed on a 65nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO2 devices are available in three options – ultra low power (ZE) and high performance (HC and HE) devices. The ultra-low power devices are offered in three speed grades -1, -2 and -3, with -3 being the fastest. Similarly, the high-performance devices are offered in three speed grades: -4, -5 and -6, with -6 being the fastest. HC devices have an internal linear voltage regulator which supports external VCC supply voltages of 3.3V or 2.5V. ZE and HE devices only accept 1.2V as the external VCC supply voltage. With the exception of power supply voltage all three types of devices (ZE, HC and HE) are functionally compatible and pin compatible with each other.

The MachXO2 PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5x2.5 mm WLCSP to the 23x23 mm fpBGA. MachXO2 devices support density migration within the same package.

2.0 LATTICE PRODUCT QUALIFICATION PROGRAM

Lattice Semiconductor Corp. maintains a comprehensive reliability qualification program to assure that each product achieves its reliability goals. After initial qualification, the continued high reliability of Lattice products is assured through ongoing monitor programs as described in Lattice Semiconductor's Reliability Monitor Program Procedure (Doc. #101667). All product qualification plans are generated in conformance with Lattice Semiconductor's Qualification Procedure (Doc. #100164) with failure analysis performed in conformance with Lattice Semiconductor's Failure Analysis Procedure (Doc. #100166). Both documents are referenced in Lattice Semiconductor's Quality Assurance Manual, which can be obtained upon request from a Lattice Semiconductor sales office. Figure 2.1 shows the Product Qualification Process Flow.

If failures occur during qualification, an 8D process is used to find root cause and eliminate the failure mode from the design, materials, or process. The effectiveness of any fix or change is validated through additional testing as required. Final testing results are reported in the qualification reports.

Failure rates in this reliability report are expressed in FITs. Due to the very low failure rate of integrated circuits, it is convenient to refer to failures in a population during a period of 10⁹ device hours; one failure in 10⁹ device hours is defined as one FIT.

Product families are qualified based upon the requirements outlined in Table 2.2. In general, Lattice Semiconductor follows the current Joint Electron Device Engineering Council (JEDEC) and Military Standard testing methods. Lattice automotive products are qualified and characterized to the Automotive Electronics Council (AEC) testing requirements and methods. Product family qualification will include products with a wide range of circuit densities, package types, and package lead counts. Major changes to products, processes, or vendors require additional qualification before implementation.

The MachXO2 family is the third generation FPGA product family and first 65 nm (CS200FL) Flash Technology based product offering. The Lattice Semiconductor MachXO2 FPGA product family qualification efforts are based on the first MachXO2 devices in the family per the Lattice Semiconductor Qualification Procedure, doc# 100164.

Lattice Semiconductor maintains a regular reliability monitor program. The current Lattice Reliability Monitor Report can be found at [Product Reliability Monitor Report.](http://www.latticesemi.com/~/media/LatticeSemi/Documents/QualityAssurance/OZ/Product%20Reliability%20Monitor%20Report.pdf?la=en)

Figure 2.0.1 Lattice Standard Product Qualification Process Flow

This diagram represents the standard qualification flow used by Lattice to qualify new Product Families. The target end market for the Product Family determines which flow options are used. The MachXO2 Product Family was qualified using the Commercial / Industrial Qualification Option.

Table 2.0.2 Standard Qualification Testing

3.0 QUALIFICATION DATA MACHXO2 PRODUCT FAMILY

The MachXO2 devices are fabricated at Fujitsu on a 65nm non-volatile low power process, then assembled and tested at ASEM in Malaysia, ASET in Kaohsiung, Taiwan, ATP in Philippines, ATT in Taiwan (WLCSP only), and UTAC/NEPES in Singapore. The MachXO2 devices are available in three options – ultra low power (ZE) and high performance (HC and HE) devices. The LCMXO2-1200 is the lead qualification vehicle for this product family.

Product Family: MachXO2 **Packages offered:** TQFP, μcBGA, csBGA, caBGA, ftBGA, fpBGA, QFN and WLCSP **Process Technology Node**: 65 nm Flash

3.1 MachXO2 Product Family Life (HTOL) Data

High Temperature Operating Life (HTOL) Test

The High Temperature Operating Life test is used to thermally accelerate those wear out and failure mechanisms that would occur as a result of operating the device continuously in a system application. Consistent with JEDEC JESD22-A108 "Temperature, Bias, and Operating Life", a pattern specifically designed to exercise the maximum amount of circuitry is programmed into the device and this pattern is continuously exercised at specified voltages as described in test conditions for each device type. The Early Life Failure Rate (ELFR) test uses large samples sizes for a short duration (48 Hours) HTOL stress to determine the infant mortality rate of a device family.

MachXO2 Life Test (HTOL) Conditions:

Devices Stressed: LCMXO2

Pre-conditioning: All Flash cells Program/Erase cycled 10,000 times prior to HTOL stress.

Stress Duration: 48, 168, 500, 1000, 2000 hours.

Stress Conditions: MachXO2 (LCMXO2): HTOL Pattern, Vcc=1.26V, Vccio=3.47V $T_{\text{JUNCTION}} = \geq 125^{\circ}$ C

Method: Lattice Document # 101943 and JESD22-A108

The first 3 wafer lots of ELFR & HTOL stressed were **pre-production process development lots**.

* ELFR units did not receive Flash cell pre-condition cycling prior to stress.

A: Two (2) pre-production ELFR failures due to too-thin ILD0. A pre-production corrective & preventive process change was incorporated and then validated using Flash Extended Endurance, High Temperature Data Retention, and High Temperature Operating Life stresses. B: FAR#1389: One temperature-sensitive device was a test escape Pre-HTOL stress. Not an HTOL failure. Unit removed from sample size.

C: FAR#1390: One working unit at 1k hr failed for flash "readback. Flash verified as good. Intermittent "Read" circuit. Not able to localize. D: No FAR. One unit mechanically damaged due to handling. No longer able to retest that device. Unit removed from sample size.

* FTG256 packaged units did not receive Flash cell pre-condition cycling prior to stress.

MachXO2 Product Family Life Results Run on Production-Process Wafer Fabrication Lots

MachXO2 Cumulative Life Testing Device Hours = 1,391,000 MachXO2 Cumulative Result = 0 failures at 1000 & 2000 hours MachXO2 Long Term Failure Rate = 9 FIT FIT Assumptions: CL=60%, AE=0.7eV, Tjref=55C

MachXO2 ELFR (168Hrs) Cumulative Result / Sample Size = 0 / 859 MachXO2 HTOL (1000 Hrs) Cumulative Result / Sample Size = 0 / 859 MachXO2 HTOL (2000 Hrs) Cumulative Result / Sample Size = 0 / 532

3.2 MachXO2 Product Family High Temperature Retention (HTRX) Data

High Temperature Data Retention (HTRX)

The High Temperature Data Retention test measures the Flash cell reliability while the High Temperature Operating Life test is structured to measure functional operating circuitry failure mechanisms. The High Temperature Data Retention test is specifically designed to accelerate charge gain on to or charge loss off of the floating gates in the device's array. Since the charge on these gates determines the actual pattern and function of the device, this test is a measure of the reliability of the device in retaining programmed information. In High Temperature Data Retention, the Flash cell reliability is determined by monitoring the cell margin after biased static operation at 150°C ambient. Flash cells in the arrays are life tested with half the samples programmed with a checkerboard pattern and half with checkerboard-not patterns. Prior to data retention testing all Flash cells are pre-conditioned with 10,000 program/erase cycles.

MachXO2 Data Retention (HTRX) Conditions:

Stress Duration: 168, 500, 1000 hours. **Temperature:** 150°C ambient **Stress Voltage MachXO2:** V_{CC}=1.26V/ V_{CCIO}=3.47V **Method:** Lattice Document # 101925 and JESD22-A103 / JESD22-A117

Table 3.2.1 MachXO2 High Temperature Retention Results

* Qual lot #4 includes tunnel oxide (TOX) process splits: nominal, thick and thin TOX respectively. All passed qual.

Note: A detailed MachXO2 Flash Data Retention report is available upon request. Lattice Semiconductor Corp. document # 106925.

MachXO2 Cumulative HTRX Failure Rate = 0 / 554 MachXO2 Cumulative HTRX Device Hours = 714,000

3.3 MachXO2 Product Family Flash Endurance Cycling Data

Flash Extended Endurance testing measures the durability of the device through programming and erase cycles. Endurance testing consists of repeatedly programming and erasing all cells in the array at 25°C ambient to simulate programming cycles the user would perform. This test evaluates the integrity of the thin tunnel oxide through which current passes to program the floating gate in each cell of the array.

MachXO2 Flash Extended Endurance Test Conditions:

Stress Duration: 1K, 10K, 20K, 50K, 100K Cycles **Temperature:** 25°C ambient Stress Voltage MachXO2: V_{CC}=1.26V / V_{CCIO}=3.47V **Method:** Lattice Document # 104633 and JESD22-A117

Table 3.3.1 MachXO2 Flash Extended Endurance Results

The MachXO2 family uses the exact same Flash cell on all product densities and speed-power versions. The results above includes eight separate foundry lots of the same flash cell.

MachXO2 Cumulative Unit Level Endurance Failure Rate = 0 / 324

3.4 MachXO2 Product Family – ESD and Latch UP Data

Electrostatic Discharge-Human Body Model:

MachXO2 product family was tested per the JESD22-A114 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM) procedure and Lattice Procedure # 100844.

All units were Class tested at room ambient prior to reliability stress and after reliability stress. No failures were observed within the passing classification.

Table 3.4.1 MachXO2 ESD-HBM Data

The LCMXO2-256ZE HBM is JESD22-A114/JS-001-2017 Class 2 starting with die code revision B. See Lattice PCN-07A-12 for details.

All HBM levels indicated are dual-polarity (±).

Qualification-by-Similarity (QBS) HBM uses the smallest package for a given product because the lowest package parasitics have the worst-case performance. All larger packages for a given product are qualified-by-similarity (QBS).

WLCSP HBM performance is the lowest package inductance and exceeds 2000V. This characterization exceeds the JEDEC requirements which is device specific in a single package.

Table 3.4.1 MachXO2 ESD-HBM Data (continued) - LCMXO2-2000ZE 49WLCSP CSR Data

Table 3.4.1 MachXO2 ESD-HBM Data (continued)

HBM classification for Commercial/Industrial products, per JESD22-A114.

All HBM levels indicated are dual-polarity (±)

Qualification-by-Similarity (QBS) HBM uses the smallest package for a given product because the lowest package parasitics have the worst-case performance. All larger packages for a given product are qualified-by-similarity (QBS).

Electrostatic Discharge-Charged Device Model:

MachXO2 product family was tested per the JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components procedure and Lattice Procedure # 100844.

All units were Class tested at room ambient prior to reliability stress and after reliability stress. No failures were observed within the passing classification.

Table 3.4.2 MachXO2 ESD-CDM Data

CDM classification for Commercial/Industrial products, per JESD22-C101 and JS-002-2014.

All CDM levels indicated are dual-polarity (±)

Qualification-by-Similarity (QBS) CDM uses the smallest package for a given product because the lowest package parasitics have the worst-case performance. All larger packages for a given product are qualified-by-similarity (QBS).

Table 3.4.2 MachXO2 ESD-CDM Data (continued) – LCMXO2-2000ZE 49WLCSP CSR Data

Table 3.4.2 MachXO2 ESD-CDM Data (continued)

CDM classification for Commercial/Industrial products, per JESD22-C101 All CDM levels indicated are dual-polarity (±)

Qualification-by-Similarity (QBS) CDM uses the smallest package for a given product because the lowest package parasitics have the worst-case performance. All larger packages for a given product are qualified-by-similarity (QBS).

Latch-Up:

MachXO2 product family was tested per the JEDEC EIA/JESD78 IC Latch-up Test procedure and Lattice Procedure # 101570.

All units were Class tested at room ambient prior to reliability stress and after reliability stress. No failures were observed within the passing classification.

Table 3.4.3 MachXO2 I/O Latch Up >100mA @ HOT (105°C) Data

IO-LU classification for Commercial/Industrial products, per JESD78

All IO-LU levels indicated are dual-polarity (±)

Qualification-by-Similarity (QBS) IO-LU uses the smallest package for a given product because the lowest package parasitics have the worst-case performance. All larger packages for a given product are qualified-by-similarity (QBS).

IO-LU classification for Commercial/Industrial products, per JESD78

All IO-LU levels indicated are dual-polarity (±)

Qualification-by-Similarity (QBS) IO-LU uses the smallest package for a given product because the lowest package parasitics have the worst-case performance. All larger packages for a given product are qualified-by-similarity (QBS).

4.0 PACKAGE QUALIFICATION DATA FOR MACHXO2 PRODUCT FAMILY

The MachXO2 product family is offered in TQFP, uc/cs/ca/ftBGA, fpBGA, QFN and WLCSP packages assembled and tested at ASEM in Malaysia, ASET in Kaohsiung, ASEK in Kaohsiung, Taiwan, ATT in Hsinchu, Taiwan, and UTAC/ NEPES in Singapore. This report details the package qualification results of the initial MachXO2 product introductions. Package qualification tests include Surface Mount Pre-Conditioning (SMPC), Temperature Cycling (T/C), Un-biased HAST (UHAST), Biased HAST (BHAST) and High Temperature Storage (HTSL). Mechanical evaluation tests include Scanning Acoustic Tomography (SAT) and visual package inspection. SMPC is used prior to all other package stresses.

The generation and use of generic data applied across a family of packages emanating from one base assembly process is a Family Qualification, or Qualification-by-Similarity. For the package stresses BHAST, UHAST and HTSL, these are considered generic for a given Package Technology. T/C is considered generic up to an evaluated die size + package size + 10%, for a given Package Technology. Surface Mount Pre-Conditioning (SMPC) is considered generic up to an evaluated Peak Reflow temperature, for a given Package Technology. The following table demonstrates the package stresses qualification matrix.

Table 4.0.1 Product-Package Qualification-By-Similarity Matrix

Notes: 1, 2, 3 & 4 – Qualified-by-similarity (QBS) from one of the other product-packages within the same packaging technology

4.1 MachXO2 Product Family Surface Mount Preconditioning Testing: SMPC

The Surface Mount Preconditioning (SMPC) Test is used to model the surface mount assembly conditions during component solder processing. All devices stressed through Temperature Cycling, Un-biased HAST and Biased HAST were preconditioned. This preconditioning is consistent with JEDEC JESD22-A113 "Preconditioning Procedures of Plastic Surface Mount Devices Prior to Reliability Testing", Moisture Sensitivity Level 3 (MSL3 or MSL1, as applicable) package moisture sensitivity and dry-pack storage requirements.

Surface Mount Preconditioning (MSL3)

(5 Temperature Cycles, 24 hours bake @ 125°C, 30°C/60% RH, soak 192 hours, 260°C Reflow Simulation, 3 passes) performed before all package tests.

MSL3 Packages: TQFP, μcBGA, csBGA, caBGA, ftBGA, fpBGA and QFN

Surface Mount Preconditioning (MSL1)

(5 Temperature Cycles, 24 hours bake @ 125°C, 85°C/85% RH, soak 168 hours, 260°C Reflow Simulation, 3 passes) performed before all package tests. **MSL1 Packages:** WLCSP

Method: Lattice Procedure # 103467, J-STD-020 and JESD22-A113

Table 4.1.1 Surface Mount Precondition Data

* 6 units had 1 corner solder ball knocked off due to handling damage. Sample size reduced accordingly for each of three assembly lots.

** 1 unit failed for "package damage" due to handling damage. Sample size reduced by one.

*** 1 unit failed with random silicon defect. Failure is unrelated to stress and sample size reduced by one.

MachXO2 Cumulative SMPC Failure Rate = 0 / 11,146

4.2 MachXO2 Product Family Temperature Cycling Data: T.C

The Temperature Cycling test is used to accelerate those failures resulting from mechanical stresses induced by differential thermal expansion of adjacent films, layers and metallurgical interfaces in the die and package. Devices are tested at 25°C after exposure to repeated cycling between -55°C and +125°C in an air environment consistent with JEDEC JESD22-A104 "Temperature Cycling", Condition B temperature cycling requirements. Prior to Temperature Cycling testing, all devices are subjected to Surface Mount Preconditioning.

MSL3 Packages: TQFP, csBGA, QFN

MSL1 Packages: WLCSP

Stress Duration: 500, 700, 1000 cycles **Stress Conditions:** Temperature cycling between -55°C to 125°C **Method:** Lattice Procedure # 101568 and JESD22-A104, Condition B

Table 4.2.1 Temperature Cycling Data

* 1 unit had a broken lead due to handling damage. Sample size reduced by one.

** 2 units had 1 corner solder ball knocked off due to handling damage. Sample size reduced by one for each of two assembly lots.

MachXO2 Cumulative Temp Cycle Failure Rate = 0 / 3,387

4.3 MachXO2 Product Family Unbiased HAST Data: uHAST

Unbiased Highly Accelerated Stress Test (HAST) testing uses both pressure and temperature to accelerate penetration of moisture into the package and to the die surface. The Unbiased HAST test is designed to detect ionic contaminants present within the package or on the die surface, which can cause chemical corrosion. Consistent with JEDEC JESD22-A118, "Accelerated Moisture Resistance - Unbiased HAST," the Unbiased HAST conditions are either 96 hours exposure at 130°C and 85% relative humidity (Condition A), or 264 hours exposure at 110°C and 85% relative humidity (Condition B). Prior to Unbiased HAST testing, all devices are subjected to Surface Mount Preconditioning.

MSL3 Packages: TQFP, csBGA **MSL1 Packages:** WLCSP **Stress Conditions/Duration:** 110°C/85%RH for 264h or 130°C/85%RH for 96h **Method:** Lattice Procedure # 104561 and JESD22-A118

Table 4.3.1 Unbiased HAST Data

MachXO2 Cumulative Unbiased HAST failure Rate = 0 / 2,247

4.4 MachXO2 Product Family Biased HAST Data: BHAST

Highly Accelerated Stress Test (HAST) testing uses both pressure and temperature to accelerate penetration of moisture into the package and to the die surface. The Biased HAST test is used to accelerate threshold shifts in the MOS device associated with moisture diffusion into the gate oxide region as well as electrochemical corrosion mechanisms within the device package. Consistent with JEDEC JESD22-A110 "Highly-Accelerated Temperature and Humidity Stress Test (HAST)", the biased HAST conditions are either 96 hours exposure at 130°C and 85% relative humidity (Condition A), or 264 hours exposure at 110°C and 85% relative humidity (Condition B). Prior to Biased HAST testing, all devices are subjected to Surface Mount Preconditioning.

MSL3 Packages: TQFP, csBGA, QFN **MSL1 Packages:** WLCSP **Stress Conditions/Duration: Vcc= 1.26V/ Vccio = 3.3V** 110°C/85%RH for 264h or 130°C/85%RH for 96h **Method:** Lattice Procedure #101571 and JESD22-A110

Table 4.4.1 Biased HAST Data

* 1 unit failed for "package damage" due to handling damage. Sample size reduced by one.

** 1 unit failed for "package damage" due to EOS. Sample size reduced by one.

MachXO2 Cumulative BHAST failure Rate = 0 / 1,562

4.5 MachXO2 Product Family Temperature Humidity Bias Data: THB

The THB test is used to accelerate threshold shifts in MOS devices associated with moisture diffusion into the gate oxide region as well as electrochemical corrosion mechanisms within the device package. This stress is consistent with JESD22-A101 "Steady State Temperature Humidity Bias Life Test" standard. The THB conditions are with supply rails biased at data sheet max operating and alternate pin biasing in an ambient of 85°C/85% relative humidity. Prior to THB testing, all devices are subjected to Surface Mount Preconditioning.

MSL1 Packages: WLCSP

Stress Conditions: Maximum Operating Supplies and 85°C/85%RH

Stress Duration: 500 hours, 1000 hours

Method: Lattice Procedure #101571 and JESD22-A101

Table 4.5.1 Temperature Humidity Bias Data:

MachXO2 Cumulative THB failure Rate = 0 / 462 MachXO2 Cumulative THB device hours = 462,000

4.6 MachXO2 Product Family High Temperature Storage Life (HTSL)

The High Temperature Storage Life test is used to determine the effect of time and temperature, under storage conditions, for thermally activated failure mechanisms. Consistent with JEDEC JESD22-A103, the devices are subjected to high temperature storage Condition B: +150 (-0/+10) °C for 1000 hours. Prior to High Temperature Storage, all MachXO2 devices are subjected to Surface Mount Preconditioning as mentioned in Table 4.1.1. This is a relatively new requirement consistent with JESD47 for Pb-free, wirebonded packages.

MSL3 Packages: TQFP, csBGA, QFN, WLCSP **MSL1 Packages:** WLCSP **Stress Duration**: 168, 500, 1000, 1500 hours **Temperature**: 150°C (ambient) **Method**: Lattice Document # 101925 and JESD22-A103 / JESD22-A117

Table 4.6.1 MachXO2 High Temperature Storage Life Results

* 1 unit failed for "opens" due to handling damage. Sample size reduced by one.

** 1 unit failed for "opens" due to handling damage. Sample size reduced by one.

MachXO2 Cumulative HTSL failure Rate = 0 / 2,625 MachXO2 Cumulative HTSL device hours = 3,219,000

5.0 BOARD LEVEL RELIABILITY (BLR) STRESS METHODS

Reliability testing methods for surface mount electronic components in Wafer Level Chip Scale Packaging (WLCSP) assembled onto printed circuit boards (PCB) are focused on the stresses observed by the manufacturing and test processes and the applications associated with handheld electronic products. The handheld electronic products fit into the consumer and portable market segments with products such as cameras, calculators, cell phones, pagers, palm size PCs, PCMCIA cards, and the like.

Special daisy chain electronic components are constructed for board level reliability (BLR) testing to emulate as closely as possible, the design, material sets and assembly processes of the actual product being qualified.

BLR PCB test boards are designed per JEDEC JESD22-B111 requirements: 1mm thick board with 1+6+1 stack (8 layers) layup coated with OSP "Organic Surface Protection". Units are arranged in a 3x5 configuration on the board measuring 77mm x 132mm. One side provides VIP "Via-In-Pad" connections to the BGA and the flip side provides NVIP "No-VIP" (surface-trace) connections. The design of pad to surface traces must avoid trace cracks. BGA balls mount to NSMD "Non Solder Mask Defined" pads on the PCB.

Board Level Slow-Temperature Cycling (the slowest speed BLR stress) is intended to evaluate and compare the PCB performance of surface mount electronics components in an environment that accelerates solder joint fatigue and creep for handheld electronic products and applications. Pass/fail event detection is accomplished using resistance measurements. All stress tests are performed in accordance with IPC-JEDEC9701 & JESD22-A104, condition G, soak mode 2. Repeated slow-temperature cycling of printed circuit boards from -40C to +125C, for up to 3,000 cycles. Handheld electronic products passing criteria is 1,000 cycles.

Board Level Cyclic Bend Test (the medium speed BLR stress) is intended to evaluate and compare the PCB performance of surface mount electronics components in an environment that accelerates various assembly and test operations and actual use conditions such as repeated key-presses in mobile phone during the life of the product for handheld electronic products and applications. Pass/fail event detection is accomplished using datalogging 'opens' detectors. All stress tests are performed in accordance with IPC-JEDEC9702 & JEDEC JESD22-B113. Repeated bending of printed circuit boards at 1 to 3 Hz cyclic frequency for up to 200,000 cycles with maximum cross-head displacement of 4 mm. Handheld electronic products passing criteria is 20,000 cycles.

Board Level Drop & Mechanical Shock (the instantaneous BLR stress) is intended to evaluate and compare PCB drop performance of surface mount electronic components for handheld electronic product applications in an accelerated test environment determine the compatibility of the component(s) to withstand moderately severe shocks as a result of suddenly applied forces or abrupt change in motion produced by handling,

transportation or field operation. Further, handheld electronic products are more prone to being dropped during their useful service life because of their size and weight. Pass/fail event detection is accomplished using datalogging 'opens' detectors. All stress tests are performed in accordance with IPC-JEDEC9703 & JEDEC JESD22-B111 (drop) and JESD-B104 (shock). Repeated drop testing of printed circuit boards at 1500g, 0.5 millisecond half-sine pulse and 2900g, 0.3 millisecond half-sine pulse for up to 1,000 drops. Handheld electronic products passing criteria is 30 drops.

All devices stressed through Board Level Reliability Slow-TC, Bend and Drop Testing were preconditioned. This preconditioning is consistent with JEDEC JESD22-A113F "Preconditioning Procedures of Plastic Surface Mount Devices Prior to Reliability Testing", Moisture Sensitivity Level 1 (MSL1) and 1x 260°C Solder Reflow.

Slow-TC $1st$ fail is >1,000 cycles = PASS Bend testing did not fail after 20,000 cycles = PASS Drop testing did not fail after 30 drops = PASS Mechanical Shock testing $1st$ fail is >30 drops = PASS

Table 5.0.1 Slow-Temp Cycling, IPC-JEDEC9701 & JEDEC JESD22-A104 condition G, soak mode 2

Table 5.0.3 Drop & Mechanical Shock Testing, IPC-JEDEC9703 & JEDEC JESD22-B111 / JESD-B104C

6.0 MACHXO2 PROCESS WAFER LEVEL RELIABILITY (WLR)

Several key fabrication process related parameters affect the Reliability of the End-Product. These parameters are tested during the Development Phase of the Technology. Passing data (a 10yr lifetime at the reliability junction temperature) must be obtained for three lots minimum for each parameter before release to production. These parameters are:

Hot Carrier Immunity (**HCI**): Effect is a reduction in transistor Idsat. Worst case is low temperature. **Time Dependent Dielectric Breakdown** (**TDDB**): Transistor and capacitor oxide shorts or leakage. **Negative Bias Temperature Instability** (**NBTI**): Symptom is a shift in Vth (also a reduction in Idsat). **Electromigration Lifetime** (**EML**): Symptom is opens within, or shorts between, metal conductors. **Stress Migration** (**SM**): Symptom is a void (open) in a metal Via due to microvoid coalescence.

Note: Reliability life times are based on listed temperature and use conditions. A Detailed WLR report is available upon request. Lattice Semiconductor Corporation document #106883.

7.0 MACHXO2 SOFT ERROR RATE DATA

Soft Error Rate (SER) testing is conducted to characterize the sensitivity of SRAM storage and device logic elements to High Energy Neutron and Alpha Particle radiation. Charge induced by the impact of these particles can collect at sensitive nodes in the device, and result in changes in the internal electrical states of the device. While these changes do not cause physical damage to the device, they can cause a logical error in device operation.

Neutron SRAM SER Rate – This characteristic is the rate of upset of Configuration RAM and Embedded Block RAM (EBR) cells during neutron testing. Devices were configured with a logic pattern, exposed to measured neutron doses, and the device configuration was read back from the device. Changed bits are identified through pattern comparison. Neutron testing is normalized to the published neutron flux rate for New York City at sea level. This rate is measured as Failures in Time (FITs) normalized per million bits in the device to allow for translation across the device families densities.

Alpha SRAM SER Rate – This characteristic is the rate of upset of Configuration RAM and Embedded Block RAM (EBR) cells during Alpha particle testing. Devices were configured with a logic pattern, exposed for a fixed time period to a calibrated Alpha particle source, and the device configuration was read back from the device. Changed bits are identified through pattern comparison. Alpha particle testing is normalized to a background rate of 0.001Alpha/cm2-hr based on characterization of packaging materials. This rate is measured at Failures in Time (FITs) normalized per million bits in the device to allow for translation across the device families densities as Failures in Time (FITs) normalized per million bits in the device to allow for translation across the device families densities.

All testing conforms to JEDEC JESD-89.

Table 7.0.1 MachXO2 MEASURED FITs / Mb

* The EBR SER data was taken on the ECP3. The ECP3 shares the same base technology and SRAM cell.

Note: Detailed MachXO2 and ECP3 SER reports are available upon request. Lattice Semiconductor Corporation documents #106920 and #106669 respectively.

8.0 MACHXO2 ADDITIONAL FAMILY DATA

Table 8.0.1 MachXO2 Package Assembly Data – BGA, WLCSP, QFN & TQFP

Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, Oregon 97124 U.S.A. Telephone: (503) 268-8000 www.latticesemi.com

© 2019 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are listed at <u>www.latticesemi.com/legal</u>. All other
brand or product names are trademarks or registered trademark **without notice.**

www.latticesemi.com