

# **General Description**


The 85304-01 is a low skew, high performance 1-to-5 Differential-to-3.3V LVPECL fanout buffer. The 85304-01 has two selectable clock inputs. The CLKx, nCLKx pairs can accept most standard differential input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/ deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 85304-01 ideal for those applications demanding well defined performance and repeatability.


#### **Features**

- Five 3.3V differential LVPECL output pairs
- Selectable differential CLKx, nCLKx input pairs
- CLKx, nCLKx input pairs can accept the following differential levels: LVDS, LVPECL, LVHSTL, SSTL and HCSL levels
- Maximum output frequency: 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLKx inputs
- Output skew: 35ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 2.1ns (maximum)
- Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature

# **Block Diagram**



# **Pin Assignment**



85304-01

20-Lead TSSOP 6.5mm x 4.4mm x 0.925mm package body G Package Top View



**Table 1. Pin Descriptions** 

Number	Name	Ту	ре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
5, 6	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.
7, 8	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.
9, 10	Q4, nQ4	Output		Differential output pair. LVPECL interface levels.
11, 18, 20	V <sub>CC</sub>	Power		Power supply pins.
12	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1, nCLK1 inputs. When LOW, selects CLK0, nCLK0 inputs. LVTTL/LVCMOS interface levels.
13	CLK0	Input	Pulldown	Non-inverting differential clock input.
14	nCLK0	Input	Pullup	Inverting differential clock input.
15	V <sub>EE</sub>	Power		Negative supply pin.
16	CLK1	Input	Pulldown	Non-inverting differential clock input.
17	nCLK1	Input	Pullup	Inverting differential clock input.
19	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Qx outputs are forced LOW, nQx outputs are forced HIGH. LVTTL/LVCMOS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ



# **Function Tables**

**Table 3A. Control Input Function Table** 

	Inputs	Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q4	nQ0:nQ4
0	0	CLK0, nCLK0	Disabled; LOW	Disabled; HIGH
0	1	CLK1, nCLK1	Disabled; LOW	Disabled; HIGH
1	0	CLK0, nCLK0	Enabled	Enabled
1	1	CLK1, nCLK1	Enabled	Enabled

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1. In the active mode, the state of the outputs are a function of the CLKx, nCLKx inputs as described in Table 3B.




Figure 1. CLK\_EN Timing Diagram

**Table 3B. Clock Input Function Table** 

Inp	Inputs		puts		
CLK0 or CLK1	nCLK0 or nCLK1	Q[0:4]	nQ[0:4]	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non-Inverting
1	0	HIGH	LOW	Differential to Differential	Non-Inverting
0	Biased; NOTE 1	LOW	HIGH	Single-Ended to Differential	Non-Inverting
1	Biased; NOTE 1	HIGH	LOW	Single-Ended to Differential	Non-Inverting
Biased; NOTE 1	0	HIGH	LOW	Single-Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single-Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section, Wiring the Differential Input to Accept Single-Ended Levels.



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{JA}$	73.2°C/W (0 lfpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC}$  = 3.3V ± 5%,  $V_{EE}$  =0V,  $T_A$  = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		3.135	3.3	3.465	٧
I <sub>EE</sub>	Power Supply Current				55	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE}$  =0V,  $T_A$  = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High \	/oltage		2		3.765	V
$V_{IL}$	Input Low V	oltage		-0.3		0.8	٧
	Input High	CLK_EN	$V_{CC} = V_{IN} = 3.465V$			5	μA
lН	Current	CLK_SEL	$V_{CC} = V_{IN} = 3.465V$			150	μA
	Input Low	CLK_EN	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μA
IIL	Current	CLK_SEL	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA

Table 4C. Differential DC Characteristics,  $V_{CC}$  = 3.3V  $\pm$  5%,  $V_{EE}$  =0V,  $T_A$  = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
, Input High		nCLK0, nCLK1	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
I IH	Current	CLK0, CLK1	$V_{CC} = V_{IN} = 3.465V$			150	μA
	Input Low	nCLK0, nCLK1	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μA
IIL	Current	CLK0, CLK1	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Pea	ak Voltage; NOTE 1		0.15		1.3	V
V <sub>CMR</sub>	Common Monore 1, 2	ode Input Voltage;		V <sub>EE</sub> + 0.5		V <sub>CC</sub> – 0.85	V

4

NOTE 1:  $V_{\text{IL}}$  should not be less than -0.3V

NOTE 2: Common mode input voltage is defined as VIH.



Table 4D. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Current; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 1.0	μΑ
V <sub>OL</sub>	Output Low Current; NOTE 1		V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.7	μΑ
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		0.85	V

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>CC</sub> – 2V.

## **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{FF} = 0V$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				650	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 650MHz	1.0		2.1	ns
tsk(o)	Output Skew; NOTE 2, 3				35	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				150	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		48	50	52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at 500MHz unless noted otherwise

NOTE: The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point. Measured at the output differential cross points.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.




# **Parameter Measurement Information**







**Output Skew** 




**Output Duty Cycle/Pulse Width/Period** 




**Output Rise/Fall Time** 



**Differential Input Level** 



**Part-to-Part Skew** 



**Output Duty Cycle/Pulse Width/Period** 



# **Applications Information**

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$ in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm CC}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



## **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT's open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 2B. CLK/nCLK Input
Driven by a 3.3V LVPECL Driver




Figure 2C. CLK/nCLK Input
Driven by a 3.3V LVPECL Driver




Figure 2D. CLK/nCLK Input
Driven by a 3.3V LVDS Driver




Figure 2E. CLK/nCLK Input
Driven by a 3.3V HCSL Driver




Figure 2F. CLK/nCLK Input
Driven by a 2.5V SSTL Driver



## **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullup or pulldown; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

## CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1 \mathrm{k} \Omega$  resistor can be tied from CLK to ground.

## **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3A. 3.3V LVPECL Output Termination




Figure 3B. 3.3V LVPECL Output Termination



## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 85304-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 85304-01 is the sum of the core power plus the output power dissipated due to loading. The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating output power dissipated due to loading.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 55mA = 190.57mW
- Power (outputs)<sub>MAX</sub> = 30.2mW/Loaded Output pair
   If all outputs are loaded, the total power is 5 \* 30.2mW = 151mW

Total Power\_MAX (3.465V, with all outputs switching) = 190.57mW + 151mW = 341.57mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 73.2°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.342\text{W} * 73.2^{\circ}\text{C/W} = 95^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 20 Lead TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity							
Linear Feet per Minute	0	200	500				
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W				
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W				
NOTE: Most modern PCB designs use multi-layered boar	rds. The data in the second	I row pertains to most desig	ns.				



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.




Figure 4. LVPECL Driver Circuit and Termination

To calculate output power dissipated due to loading, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 1.0V$  $(V_{CC\_MAX} - V_{OH\_MAX}) = 1.0V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$   $(V_{CC\_MAX} V_{OL\_MAX}) = 1.7V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 1.0V)/50\Omega] * 1.0V = 20mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30.2mW



# **Reliability Information**

Table 7.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 20 Lead TSSOP


$\theta_{JA}$ by Velocity						
Linear Feet per Minute	0	200	500			
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W			
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W			
NOTE: Most modern PCB designs use multi-layered boar	rds. The data in the second	row pertains to most design	is.			

## **Transistor Count**

The transistor count for 85304-01 is: 489

# **Package Outline and Package Dimensions**

Package Outline - G Suffix for 20 Lead TSSOP



**Table 8. Package Dimensions** 

All Dimensions in Millimeters						
Symbol	Minimum	Maximum				
N	20					
Α		1.20				
A1	0.05	0.15				
A2	0.80	1.05				
b	0.19	0.30				
С	0.09	0.20				
D	6.40	6.60				
E	6.40 Basic					
E1	4.30	4.50				
е	0.65 Basic					
L	0.45	0.75				
α	0°	8°				
aaa		0.10				

Reference Document: JEDEC Publication 95, MO-153



# **Ordering Information**

# **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85304AG-01LF	ICS85304A01L	"Lead-Free" 20 Lead TSSOP	Tube	0°C to 70°C
85304AG-01LFT	ICS85304A01L	"Lead-Free" 20 Lead TSSOP	Tape & Reel	0°C to 70°C



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date	
Α	T4B T4D T5	4 5 5	$V_{CMR}$ values changed from 1.5V min. to 0.5V min.; $V_{DD}$ max. to $V_{CC}$ - 0.85V max. $V_{OH}$ values changed from 1.9μA min. to $V_{CC}$ - 1.4μA min.; 2.3μA max. to $V_{CC}$ - 1.0μA. $V_{OL}$ values changed from 1.2μA min. to $V_{CC}$ - 2.0μA; 1.6μA max. to $V_{CC}$ - 1.7μA max. Replaced $t_{DH}$ and $t_{DH}$ with $t_{PD}$ at the same values. Replaced $t_{PW}$ and values of $t_{CYCLE}/2$ - 40 min., $t_{CYCLE}/2$ typ., $t_{CYCLE}/2$ + 40 max. with odc at values of 48% min., 50% typ., 52% max.		
В	T4D T5	5	LVPECL DC Characteristics Table - added $I_{IH}$ , $I_{IL}$ , $V_{PP}$ , and $V_{CMR}$ rows. AC Characteristics Table - $t_R$ and $t_F$ values changed from 275ps min to 300ps min; 650ps max. to 700ps max.		
С	T4D	5	Differential DC Characteristics Table - $V_{CMR}$ values changed from $V_{CC}$ - 0.85V max. to $V_{CC}$ .		
С		3	Revised Figure 1, CLK_EN Timing Diagram.	10/17/01	
С		3	Revised Figure 1, CLK_EN Timing Diagram.	11/2/01	
С	ТЗВ	3	Revised Inputs heading from CLK or CLK, nPCLK or nPCLK to CLK or PCLK, nCLK or nPCLK.		
С		8	Added Termination for LVEPCL Output section.	5/30/02	
С		6 7	3.3V Output Load Test Circuit Diagram - corrected $V_{EE}$ = -1.3V $\pm$ 0.135V to $V_{EE}$ = -1.3V $\pm$ 0.165V. Updated Output Rise/Fall Time Diagram.	8/26/02	
D	T2 T9	1 2 4 6 8 9 14	Added Lead-Free bullet in Features section. Pin Characteristics table - changed C <sub>IN</sub> 4pF max. to 4pF typical. Absolute Maximum Ratings, updated Outputs rating. Updated Parameter Measurement Information. Added Differential Clock Input Interface section. Added LVPECL Clock Input Interface section. Ordering Information table - added Lead Free part number.	6/17/04	
E	Т9	8 9 10 13	Per Document Errata, NEN-08-03, corrected name of PCLK/nPCLK to CLK1/nCLK1 and changed CLK/nCLK to CLK0/nCLK0 throughout the datasheet.  Updated Differential Clock Input Interface section.  Deleted LVPECL Clock Input Interface section.  Added Recommendations for Unused Input and Output Pins section.  Power Considerations - corrected Junction Temperature calculations.  Ordering Information Table - corrected marking.  Updated format throughout the datasheet.	6/20/08	
Е		3	Corrected Figure 1, CLK_EN Timing Diagram.	7/8/08	
	T4[A:D]	1 4 - 5	Features section - deleted package information DC Characteristic Tables - corrected table heading temperature from -40°C to 85°C to 0°C to 70°C.		
Е	T5 T9	5 7 13	AC Characteristic Table - corrected table heading temperature from -40°C to 85°C to 0°C to 70°C. Added general note to table.  Updated <i>Wiring the Differential Input to Accept Single-ended Levels</i> application note.  Ordering Information Table - deleted non lead-free parts. Deleted Tape & Reel quantity from Shipping Packaging column.	12/19/12	
Е			Updated Header and Footer format.	12/2/15	



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/