## **PZT2907A**

## PNP Silicon Epitaxial Transistor

This PNP Silicon Epitaxial transistor is designed for use in linear and switching applications. The device is housed in the SOT-223 package which is designed for medium power surface mount applications.

#### **Features**

- NPN Complement is PZT2222AT1
- The SOT-223 Package can be Soldered Using Wave or Reflow
- SOT-223 Package Ensures Level Mounting, Resulting in Improved Thermal Conduction, and Allows Visual Inspection of Soldered Joints. The Formed Leads Absorb Thermal Stress during Soldering Eliminating the Possibility of Damage to the Die
- S Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant\*

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector - Emitter Voltage	$V_{CEO}$	-60	Vdc
Collector - Base Voltage	V <sub>CBO</sub>	-60	Vdc
Emitter – Base Voltage	V <sub>EBO</sub>	-5.0	Vdc
Collector Current - Continuous	Ic	-600	mAdc

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation (Note 1) $T_A = 25^{\circ}C$	P <sub>D</sub>	1.5 12	W mW/°C
Thermal Resistance Junction-to-Ambient (Note 1)	$R_{\theta JA}$	83.3	°C/W
Lead Temperature for Soldering, 0.0625" from case Time in Solder Bath	TL	260 10	°C Sec
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C


<sup>1.</sup> FR-4 with 1 oz and 713 mm<sup>2</sup> of copper area.




## ON Semiconductor®

http://onsemi.com





#### MARKING DIAGRAM



P2F = Specific Device Code A = Assembly Location

Y = Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
PZT2907AT1G	SOT-223 (Pb-Free)	1,000 / Tape & Reel
SPZT2907AT1G	SOT-223 (Pb-Free)	1,000 / Tape & Reel
PZT2907AT3G	SOT-223 (Pb-Free)	4,000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **PZT2907A**

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		1		J		
Collector–Base Breakdown Voltage (I <sub>C</sub> = -10 µAdc, I <sub>E</sub> = 0)		V <sub>(BR)CBO</sub>	-60	_	_	Vdc
Collector-Emitter Breakdown Vo (I <sub>C</sub> = 10 mAdc, I <sub>B</sub> = 0)	ltage	V <sub>(BR)CEO</sub>	-60	-	_	Vdc
Emitter–Base Breakdown Voltag $(I_E = -10 \mu Adc, I_C = 0)$	е	V <sub>(BR)EBO</sub>	-5.0	-	-	Vdc
Collector-Base Cutoff Current (V <sub>CB</sub> = -50 Vdc, I <sub>E</sub> = 0)		I <sub>CBO</sub>	-	-	-10	nAdc
Collector–Emitter Cutoff Current (V <sub>CE</sub> = -30 Vdc, V <sub>BE</sub> = 0.5 Vd	с)	I <sub>CEX</sub>	-	-	-50	nAdc
Base–Emitter Cutoff Current (V <sub>CE</sub> = -30 Vdc, V <sub>BE</sub> = -0.5 V	'dc)	I <sub>BEX</sub>	-	_	-50	nAdc
ON CHARACTERISTICS (No	ote 2)	1		J		
$\begin{array}{c} \text{DC Current Gain} \\ \text{(I}_{\text{C}} = -0.1 \text{ mAdc, V}_{\text{CE}} = -10 \text{ V}_{\text{C}} \\ \text{(I}_{\text{C}} = -1.0 \text{ mAdc, V}_{\text{CE}} = -10 \text{ V}_{\text{C}} \\ \text{(I}_{\text{C}} = -10 \text{ mAdc, V}_{\text{CE}} = -10 \text{ V}_{\text{C}} \\ \text{(I}_{\text{C}} = -150 \text{ mAdc, V}_{\text{CE}} = -10 \text{ V}_{\text{C}} \\ \text{(I}_{\text{C}} = -500 \text{ mAdc, V}_{\text{CE}} = -10 \text{ V}_{\text{C}} \\ \end{array}$	dc) lc) 'dc)	h <sub>FE</sub>	75 100 100 100 50	- - - -	- - 300	-
Collector-Emitter Saturation Voltages ( $I_C = -150$ mAdc, $I_B = -15$ mAdc) ( $I_C = -500$ mAdc, $I_B = -50$ mAdc)		V <sub>CE(sat)</sub>		_ _	-0.4 -1.6	Vdc
Base-Emitter Saturation Voltages ( $I_C = -150$ mAdc, $I_B = -15$ mAdc) ( $I_C = -500$ mAdc, $I_B = -50$ mAdc)		V <sub>BE(sat)</sub>	- -	- -	-1.3 -2.6	Vdc
DYNAMIC CHARACTERIST	ics					
Current-Gain – Bandwidth Product (I <sub>C</sub> = -50 mAdc, V <sub>CE</sub> = -20 Vdc, f = 100 MHz)		f <sub>T</sub>	200	_	-	MHz
Output Capacitance (V <sub>CB</sub> = -10 Vdc, I <sub>E</sub> = 0, f = 1.0 MHz)		C <sub>c</sub>	-	-	8.0	pF
Input Capacitance (V <sub>EB</sub> = -2.0 Vdc, I <sub>C</sub> = 0, f = 1.0 MHz)		C <sub>e</sub>	-	-	30	pF
SWITCHING TIMES				•		•
Turn-On Time		t <sub>on</sub>	-	_	45	ns
Delay Time	$(V_{CC} = -30 \text{ Vdc}, I_C = -150 \text{ mAdc}, I_{B1} = -15 \text{ mAdc})$	t <sub>d</sub>	ı	-	10	
Rise Time	וט - יייי	t <sub>r</sub>	-	-	40	]
Turn-Off Time		t <sub>off</sub>	-	-	100	ns
Storage Time $(V_{CC} = -6.0 \text{ Vdc}, I_C = -150 \text{ mAdc}, I_{B1} = I_{B2} = -15 \text{ mAdc})$		t <sub>s</sub>	-	-	80	]
Fall Time	t <sub>f</sub>	-	-	30		

<sup>2.</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

## **PZT2907A**




Figure 1. Delay and Rise **Time Test Circuit** 

Figure 2. Storage and Fall **Time Test Circuit** 

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. DC Current Gain

30 20 10 7.0 Ccb 5.0 3.0 2.0 -0.2 -0.3 -0.5 -0.7 -1.0 -2.0 -3.0 -5.0 -7.0 -10 -20 -30 REVERSE VOLTAGE (VOLTS)

-1.0  $T_J = 25^{\circ}C$  $V_{BE(sat)} @ I_C/I_B = 10$ - 0.8 VOLTAGE (VOLTS) V<sub>BE(on)</sub> @ V<sub>CE</sub> = -10 V - 0.2  $V_{CE(sat)} @ I_C/I_B = 10$ -0.1 -0.2 -0.5 -1.0 -2.0 -5.0 -10 -20 -50 -100 -200 IC, COLLECTOR CURRENT (mA)

Figure 5. "ON" Voltage


Figure 6. Capacitances


CAPACITANCE (pF)





**SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 










#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS		
DIM	MIN.	N□M.	MAX.
Α	1.50	1.63	1.75
A1	0.02	0.06	0.10
Ø	0.60	0.75	0.89
b1	2.90	3.06	3.20
U	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
е	2.30 BSC		
١	0.20		
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
θ	0°		10°



RECOMMENDED MOUNTING FOOTPRINT

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

## **SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

# GENERIC MARKING DIAGRAM\*



A = Assembly Location

Y = Year W = Work Week

not follow the Generic Marking.

XXXXX = Specific Device Code

= Pb-Free Package

(Note: Microdot may be in either location)
\*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales