<span id="page-0-0"></span>

# 2.3 GHz to 2.4 GHz WiMAX Power Amplifier

# ADL5570

#### **FEATURES**

**Fixed gain of 29 dB Operation from 2.3 GHz to 2.4 GHz EVM ≤ 3% at POUT = 25 dBm with 16 QAM OFDMA Input internally matched to 50 Ω Power supply: 3.2 V to 4.2 V Quiescent current 130 mA in high power mode 70 mA in low power mode Power-added efficiency (PAE): 20% Multiple operating modes to reduce battery drain Low power mode: 100 mA Standby mode: 1mA Sleep mode: <1 µA** 



#### **APPLICATIONS**

**WiMAX/WiBro mobile terminals** 

#### **GENERAL DESCRIPTION**

The ADL5570 is a high linearity 2.3 GHz to 2.4 GHz power amplifier designed for WiMAX terminals using TDD operation at a duty cycle of 31%. With a gain of 29 dB and an output compression point of 31 dBm at 2.35 GHz, it can operate at an output power level up to 26 dBm while maintaining an EVM of ≤3% (OFDM 16 or 64 QAM) with a supply voltage of 3.5 V. PAE is 20%  $\omega$  P<sub>OUT</sub> = 25 dBm.

The ADL5570 RF input is matched on-chip and provides an input return loss of less than −10 dB. The open-collector output is externally matched with strip-line and external shunt capacitance. The ADL5570 operates over a supply voltage range from 3.2 V to 4.2 V with a supply current of 440 mA burst rms when delivering 25 dBm (3.5 V supply). A low power mode is also available for operation at power levels of ≤10 dBm with optimized operating and quiescent currents of 100 mA and 70 mA, respectively. A standby mode is available that reduces the quiescent current to 1 mA, which is useful when a TDD terminal is receiving data.

The ADL5570 is fabricated in a GaAs HBT process and is packaged in a 4 mm × 4 mm, 16-lead, Pb-free RoHS-compliant LFCSP that uses an exposed paddle for excellent thermal impedance. It operates from −40°C to +85°C.

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

# <span id="page-1-0"></span>**TABLE OF CONTENTS**





### **REVISION HISTORY**

5/07-Rev. 0: Initial Version

### <span id="page-2-0"></span>**SPECIFICATIONS**

### $V_{cc} = 3.5 V$

T<sub>A</sub> = 25°C, 1024 FFT, 16 QAM OFDMA modulated carrier, 10 MHz channel BW, 16 QAM, Z<sub>L</sub> = 50 Ω, MODE = 0 V, STBY = 0 V, VREG = 2.85 V, 31% duty cycle, unless otherwise noted.



1 OFDMA carrier, 16 QAM, 10 MHz channel BW, 1024 FFT.

### <span id="page-3-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 2.**



<span id="page-3-1"></span>1 OFDMA carrier, 16 QAM, 10 MHz channel BW, 1024 FFT.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-4-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 3. Pin Function Descriptions**



#### Table 4.  $V_{CC} = 3.5$  V Operating Modes<sup>[1](#page-4-0)</sup>

<span id="page-4-1"></span>

 $1 X =$  don't care.

### **Table 5. VREG, MODE, and STBY Pins**

<span id="page-4-2"></span>

### <span id="page-5-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Current vs. P<sub>OUT</sub>, 16 QAM at 2.35 GHz and 31% Duty Cycle



Figure 4. EVM vs. Pout, 16 QAM 3/4  $\odot$  f = 2.35 GHz at Vcc = 3.5 V







Figure 8. EVM vs.  $P_{OUT}$  at  $f = 2.35$  GHz





### <span id="page-7-0"></span>APPLICATIONS

### **BASIC CONNECTIONS**

[Figure 10](#page-7-1) shows the basic connections for the ADL5570.



Figure 10. ADL5570 Basic Connections

### <span id="page-7-1"></span>**Power Supply**

The voltage supply on the ADL5570, which ranges from 3.2 V to 4.2 V, should be connected to the VCCx pins. VCC1 is decoupled with Capacitor C7, whereas VCC2 uses a tank circuit to prevent RF signals from propagating on the dc lines.

### **RF Input Interface**

The RFIN pin is the port for the RF input signal to the power amplifier. The L3 inductor, 2.7 nH, matches the input impedance to 50  $Ω$ .



Figure 11. RF Input with Matching Component

### **RF Output Interface**

The parallel RF output ports have a shunt capacitance, C3 (3.3 pF), and the line inductance of the microstrip-line for optimized output power and linearity. The characteristics of the ADL5570 are described for 50  $\Omega$  impedance after the output matching capacitor (load after C3).



C4 provides dc blocking on the RF output.

### **Transmit/Standby Enable**

During normal transmit mode, the STBY pin is biased low (0 V). However, during receive mode, the pin can be biased high (2.5 V) to shift the device into standby mode, which reduces current consumption to less than 1 mA.

### **VREG Enable**

During normal transmit, the VREG pin is biased to 2.85 V and draws 10 mA of current. When the VREG pin is low (0 V), the device suspends itself into sleep mode (irrespective of supply and MODE biasing). In this mode, the device draws 10 µA of current.

### **MODE High Power/Low Power Enable**

The MODE pin is used to choose between high power mode and low power mode. When MODE is biased low (0 V), the device operates in high power mode. When MODE is biased high (2.5 V), the device operates in low power mode. Appropriate biasing must be followed for 3.5 V and 4.2 V operation. See [Table 4](#page-4-1) and [Table 5](#page-4-2) for configuration of the MODE pin.

### <span id="page-8-0"></span>**64 QAM OFDMA PERFORMANCE**

The ADL5570 shows exceptional performance when used with a higher order modulation scheme, such as a 64 QAM system. [Figure 13](#page-8-1), [Figure 14](#page-8-2), and [Figure 15](#page-8-3) illuminate the EVM, gain, and current consumption performance within the context of a 64 QAM OFDMA system.

<span id="page-8-3"></span><span id="page-8-1"></span>

<span id="page-8-2"></span> $V_{CC}$  = 3.5 V and 64 QAM OFDMA Signal

![](_page_8_Figure_5.jpeg)

### **POWER-ADDED EFFICIENCY**

The efficiency of the ADL5570 is defined on the current that it draws during the data burst of an 802.16e OFDMA signal. In typical test setup, the average rms current, IAVG, is measured. However,

 $I_{AVG} = Duty$  Cycle (in decimal)  $\times I_{BURST} +$ 

 $(1 - Duty \, Cycle \, [in \, decimal]) \times I_{DEFAULT}$ 

where:

IBURST is the rms current during the data burst of an OFDMA signal.

IDEFAULT can be the quiescent current drawn when there is no data burst and the device remains biased, the sleep current (1 mA) if the device is defaulted to sleep mode, or the standby current.

For example, in a 31% duty cycle 802.16e OFDMA signal, the burst current is calculated by rearranging the previous equation to get

$$
I_{\textit{BURST}} = \frac{(\textbf{I}_{\textit{AVG}} - 0.69 \times I_{\textit{DEFAULT}})}{0.31}
$$

Finally, the PAE is calculated by

$$
PAE (%) = \frac{RF Output Power (mW) - RF Input Power (mW)}{V_{CC}(V) \times I_{BURST}(mA)} \times 100
$$

When  $RF = 2.35$  GHz, 31% 16 QAM OFDMA signal,  $V_{\text{CC}}$  = 3.5 V, RF output power = 25 dBm, and RF input power = −4 dBm, the ADL5570 consumes a burst current,  $I_{\text{BURST}} = 450 \text{ mA}$  and PAE = 21%.

### <span id="page-9-0"></span>EVALUATION BOARD

The evaluation board layout is shown in [Figure 16](#page-9-1). The ADL5570 performance data was taken on a FR4 board. During board layout, 50  $\Omega$  RF trace impedance must be ensured. The output matching capacitor, C3, is placed 30 mils from the package edge.

![](_page_9_Picture_3.jpeg)

Figure 16. Evaluation Board Layout

![](_page_9_Picture_154.jpeg)

#### <span id="page-9-1"></span>**Table 6. Evaluation Board Configuration Options**

### <span id="page-10-0"></span>**MEASUREMENT SETUP USING THE ADL5570 EVALUATION BOARD**

When using the ADL5570 evaluation board, the following setup must be used:

- 1. Connect the output of the WiMAX signal generator to the RF input through a cable.
- 2. Connect the RF output SMA of the ADL5570 to the Spectrum Analyzer (preferably through an attenuator).
- 3. Connect the power supply to VPOS. Set voltage to the desired supply level. Be sure to keep the current limit on this source to 1 A.
- 4. Ensure that Jumper W1 is in place. Alternatively, use a jumper cable to connect VPOS to VPOS1.
- 5. Follow [Table 4](#page-4-1) for measurement in desired mode.
- 6. Turn the RF source on.
- 7. Turn all voltage supplies on.

### <span id="page-11-0"></span>OUTLINE DIMENSIONS

![](_page_11_Figure_2.jpeg)

(CP-16-16) Dimensions shown in millimeters

#### **ORDERING GUIDE**

<span id="page-11-2"></span>![](_page_11_Picture_219.jpeg)

<span id="page-11-1"></span> $1 Z =$  RoHS Compliant Part.

**©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06729-0-5/07(0)** 

![](_page_11_Picture_8.jpeg)

www.analog.com

**051507-D**

Rev. 0 | Page 12 of 12