


Vishay Siliconix

Dual N-Channel 25 V (D-S) MOSFET with Schottky Diode



PRODUCT SUMMARY							
	CHANNEL-1	CHANNEL-2					
V _{DS} (V)	25	25					
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.00380	0.00090					
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.00620	0.00150					
Q _g typ. (nC)	6.6	31					
I _D (A) ^a	40	60					
Configuration	Dual						

FEATURES

• TrenchFET® Gen IV power MOSFET



- SkyFET® low side MOSFET with integrated Schottky RoHS
- G₁ return/S₁ pin for enhancing high side driving


• 100 % R_a and UIS tested

HALOGEN FREE

• Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- CPU core power
- Computer / server peripherals
- · Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5F
Lead (Pb)-free and halogen-free	SiZF914DT-T1-GE3

PARAMETER		SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V _{DS}	25	25	V	
Gate-source voltage		V _{GS}	+20, -16	+16, -12	v	
	T _C = 25 °C		40 a	60 a		
Continuous dusin surrent (T. 150 °C)	T _C = 70 °C		40 a	60 a		
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	23.5 b, c	52 b, c		
	T _A = 70 °C		19 ^{b, c}	42 b, c	┐ .	
Pulsed drain current (t = 100 μs)		I _{DM}	130	110	_ A	
Continuous source-drain diode current	T _C = 25 °C		22	60 a		
	T _A = 25 °C	I _S	2.8 b, c	6.7 b, c		
Single pulse avalanche current	L = 0.1 mH	I _{AS}	20	34		
Single pulse avalanche energy		L = 0.1 mH	E _{AS}	20	58	mJ
Maximum power dissipation	T _C = 25 °C		26.6	60		
	T _C = 70 °C		17	38	w	
	T _A = 25 °C	P _D	3.4 b, c	4 b, c	- vv	
	T _A = 70 °C	1	2.2 b, c	2.6 b, c		
Operating junction and storage temperature range		T _J , T _{stq}	-55 to +150		°C	
Soldering recommendations (peak temperature) d, e			260			

THERMAL RESISTANCE RATINGS								
PARAMETER		SYMBOL	CHANNEL-1		CHANNEL-2		LINUT	
			TYP.	MAX.	TYP.	MAX.	UNIT	
Maximum junction-to-ambient b, f	t ≤ 10 s	R_{thJA}	30	37	25	31	°C/W	
Maximum junction-to-case (source)	Steady state	R_{thJC}	3.8	4.7	1.7	2.1	C/VV	

Notes

- a. Package limited
- Surface mounted on 1" x 1" FR4 board
- See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 77 °C/W for channel-1 and 68 °C/W for channel-2



Vishay Siliconix

SPECIFICATIONS (T _J = 25 °C		<u> </u>		MAINI	TVD	BAAV	LINUT
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static			Ch 1	0.5	_		
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	25	_	-	
			Ch-2 Ch-1	25 1.1	-	2.4	V
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	Ch-2	1.1		2.4	
		V _{DS} = 0 V, V _{GS} = +20 V, -16 V	Ch-1	-	_		
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -10 \text{ V}$ $V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	Ch-2			± 100 ± 100	nA
		VDS - 0 V, VGS - +10 V, 12 V	Ch-1		_	1	
		$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2		30	350	
Zero Gate voltage drain current	I _{DSS}		Ch-1		-	5	μΑ
		V_{DS} = 25 V, V_{GS} = 0 V, T_J = 55 °C	Ch-2		200	3000	
			Ch-1	20	-	-	
On-state drain current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	20	_	_	Α
		V _{GS} = 10 V, I _D = 10 A	Ch-1	-	0.00270	0.00380	
Drain-source on-state resistance ^b		V _{GS} = 10 V, I _D = 10 A	Ch-2	_	0.00060	0.00090	Ω
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1	_	0.00410	0.00620	
		$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-2	_	0.00095	0.00150	
		$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-1	-	45	-	
Forward transconductance b	9 _{fs}	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		105	_	S
Dynamic ^a		, ps	J 0		1 .00		
-,			Ch-1	_	1050	_	
Input capacitance	C _{iss}		Ch-2	-	4670	-	
		Channel-1	Ch-1	_	510	-	
Output capacitance	C _{oss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	1650	-	pF
			Ch-1	_	47	-	1
Reverse transfer capacitance	C _{rss}	Channel-2 $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	370	-	
		56 - 7 GG - 7	Ch-1	-	0.036	0.072	
C _{rss} /C _{iss} ratio			Ch-2		0.062	0.125	
			Ch-1	-	14	21	
Total gate charge		$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 10 \text{ A}$	Ch-2	_	65	98	1
	Q_g		Ch-1		6.6	10	
		Channel-1	Ch-2	-	31	47	
		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	3.2	-	nC
Gate-source charge	Q_{gs}		Ch-2	-	10.2	-	
	Q _{gd}	Channel-2 $V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	1.2	-	
Gate-drain charge			Ch-2	-	6.4	-	1
		V _{DS} = 10 V, V _{GS} = 0 V	Ch-1	-	7.5	-	
Output charge	Q _{oss}		Ch-2	-	27	-	
	Ch-1	0.2	1	2	-		
Gate resistance	$I R_{\alpha} I f = 1 MHz$	Ch-2	0.1	0.3	0.6	Ω	



www.vishay.com

Vishay Siliconix


PARAMETER SYMBOL TEST CONDITIONS				MIN.	TYP.	MAX.	UNIT
Dynamic ^a							
Turn on dolay time	+		Ch-1	-	20	40	
Turn-on delay time	t _{d(on)}	Channel-1	Ch-2	-	32	60	
Rise time		$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1	1	50	100	
nise tittle	t _r	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	60	120	
Turn-off delay time	+	Channel-2	Ch-1	-	15	30	
rum-on delay time	t _{d(off)}	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-2	-	45	90	
Fall time		$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1	-	10	20	ns
Fall time	t _f		Ch-2	-	15	30	
To a second delication			Ch-1	-	12	25	
Turn-on delay time	t _{d(on)}	Channel-1	Ch-2	-	16	30	
B: .:		$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1	-	5	10	
Rise time	t _r	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2	-	30	60	
		$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2 \Omega$	Ch-1	-	20	40	
Turn-off delay time	t _{d(off)}		Ch-2	-	40	80	
		$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	5	10	
Fall time	t _f		Ch-2	-	6	15	
Drain-Source Body Diode Characteris	stics					•	
Carting and a summer during display a summer.		T 05 00	Ch-1	-	-	22	
Continuous source-drain diode current	I _S	T _C = 25 °C	Ch-2	-	i	60	1 .
Dulan diada farananda annotat 2			Ch-1	-	-	130	A
Pulse diode forward current ^a	I _{SM}		Ch-2	-	-	110	
	V	I _S = 5 A, V _{GS} = 0 V	Ch-1	-	0.8	1.2	V
Body diode voltage	V_{SD}	I _S = 3 A, V _{GS} = 0 V	Ch-2	-	0.38	0.6	V
Dady diada assaultina			Ch-1	-	36	70	
Body diode reverse recovery time	t _{rr}		Ch-2	-	66	130	ns
Body diode reverse recovery charge	Q _{rr}	Channel-1 I _F = 5 A, di/dt = 100 A/μs, T _J = 25 °C	Ch-1	-	36	50	0
			Ch-2	-	72	150	nC
December 11 times	Charact C	Channel-2	Ch-1	-	20	-	
Reverse recovery fall time	t _a	Channel-2 $I_F = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °C$	Ch-2	-	30	-	
Davis and the state of the stat	t _b		Ch-1	-	16	-	ns
Reverse recovery rise time			Ch-2	-	36	-	1

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient










Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




Reverse Current (Schottky)




Single Pulse Power, Junction-to-Ambient










Power, Junction-to-Case

Current Derating ^a


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75978.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.