Si3456DV N-Channel PowerTrench[®] MOSFET

General Description


FAIRCHILD Semiconductor


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced Power Trench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- 5.1 A, 30 V. $R_{DS(ON)} = 45 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 65 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- Low gate charge
- High power and current handling capability





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DSS}	Drain-Source Voltage			30	V
V _{GSS}	Gate-Source	e Voltage		±20	V
ID	Drain Curre	nt – Continuous	(Note 1a)	5.1	A
		 Pulsed 		20	
P _D	Maximum P	ower Dissipation	(Note 1a)	1.6	W
			(Note 1b)	0.8	
T_J, T_{STG}	Operating a	Operating and Storage Junction Temperature Range		–55 to +150	۵°
			mbiont (Nate 1a)	78	°C/W
R _{0JA}	Thermal Resistance, Junction-to-Ambient (Note 1a)		. ,		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)			30	
Packag	e Marking	g and Ordering	g Information		
	Marking	Device	Reel Size	Tape width	Quantity

Device Marking	Device	Reel Size	Tape width	Quantity
.456	Si3456DV	7"	8mm	3000 units

©2002 Fairchild Semiconductor Corporation

Si3456DV


Symbol	Parameter	Test Conditions	Min	Тур	Мах	Units
-				- 71-		
	acteristics					N
BV _{DSS} ∆BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = 250 \mu A$	30	25		V
$\Delta DVDSS$ ΔT_J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		20		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 30 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μA
		T _J =70°C			5	
I _{GSS}	Gate–Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_D = 250 \ \mu A$	1	1.5	2	V
$rac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		-4		mV/°
D	Static Drain–Source	$V_{GS} = 10 V$, $I_D = 5.1 A$		33	45	mΩ
R _{DS(on)}	On–Resistance	V _{GS} = 4.5 V, I _D = 4.3 A V _{GS} = 10 V, I _D = 5.1 A, T _J =125°C		44 49	65 71	
I _{D(on)}	On–State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	15	10		Α
g _{FS}	Forward Transconductance	$V_{DS} = 10 V$, $I_D = 5.1 A$		12		S
-	Characteristics			1		
C _{iss}	Input Capacitance	$V_{DS} = 15 V$, $V_{GS} = 0 V$,		463		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		109		pF
C _{rss}	Reverse Transfer Capacitance			44		pF
R _G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz		1.1		Ω.
	g Characteristics (Note 2)			1		1
t _{d(on)}	Turn–On Delay Time	$V_{DS} = 15 V$, $I_{D} = 1 A$,		6.3	13	nS
t _r	Turn–On Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		6	12	nS
t _{d(off)}	Turn–Off Delay Time	1		20	36	nS
t _f	Turn–Off Fall Time	-		2.3	4.6	nS
Qg	Total Gate Charge	$V_{DS} = 15 V$, $I_D = 5.1 A$,		9	12.6	nC
Q _{gs}	Gate–Source Charge	V _{GS} = 10 V		1.4		nC
Q _{gd}	Gate–Drain Charge			1.6		nC
-	ource Diode Characteristics	and Maximum Ratings				L
l _s	Maximum Continuous Drain–Sourc				1.3	А
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = 1.3 A$ (Note 2)		0.77	1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = 5.1A		18		nS
Q _{rr}	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A}/\mu \text{s}$ (Note 2)		17		nC

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.


a. $~78^\circ\text{C/W}$ when mounted on a 1in^2 pad of 2oz copper on FR-4 board.

b. 156°C/W when mounted on a minimum pad.

2. Pulse Test: Pulse Width \leq 300 $\mu s,$ Duty Cycle \leq 2.0%



Si3456DV



Si3456DV

Si3456DV Rev B

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DOME™ EcoSPARK™ E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] MicroPak[™] FAST[®]

FASTr™ FRFET™ GlobalOptoisolator™ GTO™ HiSeC™ І²С™ **ISOPLANAR™** LittleFET™ MicroFET™ MICROWIRE™

OPTOLOGIC[®] **OPTOPLANAR™** PACMAN™ POP™ Power247™ PowerTrench[®] QFET™ OS™ QT Optoelectronics[™] Quiet Series™ SILENT SWITCHER®

SMART START™ VCX™ SPM™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET[®]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production



BUY

Datasheet

datasheet

PDF

Download this

Home >> Find products >>

SI3456DV N-Channel PowerTrench MOSFET

Contents

•General description •Features •Product status/pricing/packaging •Order Samples

General description

These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced Power Trench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

Qualification Support

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

back to top

Features

• 5.1A, 30V

R_{DS(ON)} = 45mΩ @ V_{GS} 10V

 $R_{DS(ON)} = 65m\Omega @ V_{GS} 4.5V$

- High performance trench technology for extremely low R_{DS(ON)}
- Low gate charge
- High power and current handling capability

back to top

Product status/pricing/packaging

cing/packaging BUY

Product Product status Pb-free Status Package type Packing method Package Marking Convention**

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

<u>Support</u>

Sales support

Quality and reliability

Design center



e-mail this datasheet

This page Print version

This product

Use in FETBench

 ${}$ Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product SI3456DV is available. Click here for more information .

back to top

Qualification Support

Click on a product for detailed qualification data

Proc	duct
SI3456DV	<u>NF073</u>

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions (