

## Quad Sine-Wave Clock Buffer With LDO

Check for Samples: [CDC3S04](#)

### FEATURES

- 1:4 Low-Jitter Clock Buffer
- Single-Ended Sine-Wave Clock Input and Outputs
- Ultralow Phase Noise and Standby Current
- Individual Clock Request Inputs for Each Output
- On-Chip Low-Dropout Output (LDO) for Low-Noise TCXO Supply
- Serial I<sup>2</sup>C Interface (Compatible With High-Speed Mode, 3.4 Mbit/s)
- 1.8-V Device Power Supply
- Wide Temperature Range, –40°C to 85°C
- ESD Protection: 2 KV HBM, 750 V CDM, and 100 V MM
- Small 20-Pin Chip-Scale Package: 0.4-mm Pitch WCSP (1.6 mm × 2 mm)

### APPLICATIONS

- Cellular Phones
- Smart Phones
- Mobile Handsets
- Portable Systems
- Wireless Modems Including GPS, WLAN, W-BT, D-TV, DVB-H, FM Radio, WiMAX, and System Clock


### DESCRIPTION

The CDC3S04 is a four-channel low-power low-jitter sine-wave clock buffer. It can be used to buffer a single master clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter.

Each output has its own clock request inputs which enables the dedicated clock output. These clock requests are active-high (can also be changed to be active-low via I<sup>2</sup>C), and an output signal is generated that can be sent back to the master clock to request the clock (MCLK\_REQ). MCLK\_REQ is an open-source output and supports the wired-OR function (default mode). It needs an external pull-down resistor. MCLK\_REQ can be changed to wired-AND or push-pull functionality via I<sup>2</sup>C.

The CDC3S04 also provides an I<sup>2</sup>C interface (Hs-mode) that can be used to enable or disable the outputs, select the polarity of the REQ inputs, and allow control of internal decoding.

The CDC3S04 features an on-chip high-performance LDO that accepts voltages from 2.3 V to 5.5 V and outputs a 1.8-V supply. This 1.8-V supply can be used to power an external 1.8-V TCXO. It can be enabled or disabled for power saving at the TCXO.


**WCSP**

A	REQ2	CLK2	REQ1	CLK1
B	MCLK_IN	RESET	VDD_ANA	GND_ANA
C	REQ4	CLK4	REQ3	CLK3
D	VDD_DIG	GND_DIG	MCLK_REQ	ADR_A0
E	VLDO	VBAT	SDAH	SCLH
	1	2	3	4

Top View  
(Solder Ball Underneath)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## DESCRIPTION (CONTINUED)

A low signal at the **RESET** input switches the outputs CLK1 and CLK4 into the default state. In this configuration, CLK1 and CLK4 are ON (see [Table 1](#)); the remaining device function is not affected. Also, the **RESET** input provides a glitch filter which rejects spikes of typical 300 ns on the **RESET** line to preserve false reset. A complete device reset to the default condition can be initiated by a power-up cycle of V<sub>DD\_DIG</sub>.

The CDC3S04 operates from two 1.8-V supplies. There is a core supply (V<sub>DD\_DIG</sub>/GND\_DIG) for the core logic and a low-noise analog supply (V<sub>DD\_ANA</sub>/GND\_ANA) for the sine-wave outputs. The CDC3S04 is designed for sequence-less power up. Both supply voltages may be applied in any order.

The CDC3S04 is offered in a 0.4-mm pitch WCSP package (1.6 mm × 2 mm) and is optimized for low standby current (0.5 µA). It is characterized for operation from –40°C to 85°C.

## DEVICE INFORMATION

### PIN FUNCTIONS

NAME	BALL NO.	TYPE	FUNCTION
ADR_A0	D4	Input	Selectable address bit A0 of slave-address register; internal 500-kΩ pulldown resistor
CLK1	A4	Output	Clock output 1
CLK2	A2	Output	Clock output 2
CLK3	C4	Output	Clock output 3
CLK4	C2	Output	Clock output 4
GND_ANA	B4	Ground	Ground for sine-wave buffer
GND_DIG	D2	Ground	Ground for core logic
MCLK_IN	B1	Input	Master clock input
MCLK_REQ	D3	Output	Clock request to the master clock source; active-high; open-source output for wired-OR connection (default condition). Can be changed to push-pull output or wired-AND output via I <sup>2</sup> C.
REQ1	A3	Input	Clock request from peripheral 1; internal 500-kΩ pulldown resistor
REQ2	A1	Input	Clock request from peripheral 2; internal 500-kΩ pulldown resistor
REQ3	C3	Input	Clock request from peripheral 3; internal 500-kΩ pulldown resistor
REQ4	C1	Input	Clock request from peripheral 4; internal 500-kΩ pulldown resistor
<b>RESET</b>	B2	Input	Peripheral reset signal provided by application processor. The signal is active-low and switches CLK1 and CLK4 outputs to ON (see <a href="#">Table 1</a> ). On-chip LDO is enabled. Internal 1-MΩ pullup resistor and 300-ns (typ) glitch filter.
SCLH	E4	Input	I <sup>2</sup> C clock input – Hs-mode. Internal 1-MΩ pullup resistor
SDAH	E3	Input/output	I <sup>2</sup> C data input/output – Hs-mode. Internal 1-MΩ pullup resistor
VBAT	E2	Power	Supply pin to internal LDO
VDD_ANA	B3	Power	1.8-V power supply for sine-wave buffer
VDD_DIG	D1	Power	1.8-V power supply for core logic. Power up of VDD_DIG resets the whole device to the default condition.
VLDO	E1	Output	1.8-V supply for external TCXO; LDO is enabled if <b>RESET</b> (default mode) or REQ <sub>x</sub> is active. LDO is not enabled if only VBAT is on.

## FUNCTION SELECTION TABLES

**Table 1. Reset and Request (REQx) Conditions for Clock Outputs<sup>(1)</sup>**

RESET <sup>(2)</sup>	PRIORITY BIT <sup>(3)</sup>	CLK1	CLK2	CLK3	CLK4
0	0	On	Controlled by REQ2	Controlled by REQ3	On
	1		Controlled by REQ2INT	Controlled by REQ3INT	
1	0	Controlled by REQ1	Controlled by REQ2	Controlled by REQ3	Controlled by REQ4
	1	Controlled by REQ1INT	Controlled by REQ2INT	Controlled by REQ3INT	Controlled by REQ4INT

- (1) Shaded cells show the default setting after power up.
- (2) RESET resets REQ1PRIO/REQ4PRIO and REQ1INT/REQ4INT bits to their default values (CLK1/4 is ON) but does not change the remaining internal SW bits. During RESET, any I<sup>2</sup>C operation is blocked until RESET is deactivated. A minimum pulse duration of 500 ns must be applied to activate RESET (the internal glitch-filter suppresses spikes of typical 300 ns).
- (3) Priority bit defines if the external control pins (HW controlled) or the SW bits (SW controlled) have priority. It can be set in the configuration register, Byte 2, Bits 0–3.

**Table 2. Request Signal Condition for Clock Outputs<sup>(1)</sup>**

REQ-Signals <sup>(2)</sup>	REQx (REQ1/2/3/4)	CLKx (CLK1/2/3/4)	MCLK_REQ	LDO <sup>(3)</sup>
Active-low	0	Clock	High	On
	1	Disabled to high	Low (if all REQx are high)	Off (if all REQx are high)
Active-high	0	Disabled to high <sup>(4)</sup>	Low (if all REQx are low)	Off (if all REQx are low)
	1	Clock <sup>(4)</sup>	High	On

- (1) Shaded cells show the default setting after power up.
- (2) Polarity of REQ1, REQ2, REQ3, and REQ4 are register-configurable via I<sup>2</sup>C (see Table 3, Byte 0, Bits 0–3). Default setting is active-high.
- (3) The LDO is controlled by an on-chip decoder, but can also be SW controlled (see Table 3, Byte 2, Bits 4–5).
- (4) CLK1 and CLK4 are ON after device power up (default condition). CLK2 and CLK3 are controlled by external REQ2 and REQ3, respectively.

## POWER GROUPS

NAME	DESCRIPTION
VBAT	Supply pin for LDO provided by main battery. LDO is not working if only VBAT is on.
VLDO	1.8-V low-drop output voltage for external TCXO. LDO is enabled if VBAT and VDD_DIG are on and REQx or RESET is active (see Table 2).
VDD_DIG	1.8-V power supply for core logic and I <sup>2</sup> C logic. VDD_DIG must be supplied for correct device operation. Power up of VDD_DIG resets the whole device to the default condition.
VDD_ANA	1.8-V power supply for sine-wave buffers. For correct sine-wave buffer function, all three power supplies (VBAT, VDD_DIG and VDD_ANA) must be on. But, VDD_ANA can be switched on and off at any time. If off, the sine-wave outputs are switched to high-impedance.

## POWER-UP SEQUENCE

The CDC3S04 is designed for sequence-less power up. VBAT, V<sub>DD\_DIG</sub>, and V<sub>DD\_ANA</sub> may be applied in any order. Recommended power-on sequence is VBAT first, followed by V<sub>DD\_DIG</sub> and V<sub>DD\_ANA</sub>. Recommended power-off sequence is in reverse order.

# CDC3S04

SCAS883C –OCTOBER 2009–REVISED AUGUST 2012

www.ti.com

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
V <sub>DD_ANA</sub> V <sub>DD_DIG</sub>	Supply voltage range	–0.5 to 2.5	V
V <sub>BAT</sub>	Battery supply voltage range	–0.5 to 6.5	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup> <sup>(3)</sup>	–0.5 to V <sub>DD</sub> + 0.5	V
V <sub>O</sub>	Output voltage range <sup>(2)</sup> <sup>(3)</sup>	–0.5 to V <sub>DD</sub> + 0.5	V
V <sub>LDO</sub>	Output voltage range	–0.5 to V <sub>BAT</sub> + 0.5	V
	Input current (V <sub>I</sub> < 0, V <sub>I</sub> > V <sub>DD</sub> )	±20	mA
I <sub>O</sub>	Continuous output current	±20	mA
I <sub>LDO</sub>	Continuous output current	±20	mA
T <sub>stg</sub>	Storage temperature range	–65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The input V<sub>I</sub> and output V<sub>O</sub> positive voltages are limited to the absolute maximum rating for V<sub>DD</sub> = 2.5 V.

## THERMAL CHARACTERISTICS for 20-pin WCSP (YFF) <sup>(1)</sup>

PARAMETER		AIRFLOW (lfm)	20-PIN WCSP	UNIT
T <sub>JA</sub>	Thermal resistance, junction-to-ambient	0	71	°C/W
		200	62	
		400	59	
T <sub>JC</sub>	Thermal resistance, junction-to- case	–	17.5	°C/W
T <sub>JB</sub>	Thermal resistance, junction-to-board	–	20.5	°C/W
T <sub>J</sub>	Maximum junction temperature	–	125	°C

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

## RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V <sub>DD_ANA</sub>	Device supply voltage	1.65	1.8	1.95	V
V <sub>DD_DIG</sub>	Device supply voltage	1.65	1.8	1.95	V
V <sub>IH</sub>	Input voltage ADR_A0, REQx, $\overline{\text{RESET}}$	0.65 V <sub>DD_DIG</sub>			V
V <sub>IL</sub>		0.35 V <sub>DD_DIG</sub>			V
V <sub>IS</sub>	Sine-wave input voltage – MCLK_IN; ac-coupled amplitude	0.5		1.2	V <sub>PP</sub>
C <sub>L</sub>	Sine-wave output load <sup>(1)</sup>		10	30	pF
C <sub>OUT</sub>	LDO output capacitance (stabilize the internal control loop)	0.8	2.2		µF
T <sub>A</sub>	Operating free-air temperature	–40		85	°C

(1) 10 pF is the typical load-driving capability. The drive capability can be optimized for 30 pF by the I<sup>2</sup>C register (Byte 3, Bits 7–4).

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OVERALL PARAMETER</b>						
$I_{DD\_ANA}$	Analog supply current <sup>(1)</sup> (see Figure 8 through Figure 12)	$V_{BAT} = 5.5\text{ V}$ ; $V_{DD\_ANA} = 1.95\text{ V}$ ; LDO is on; $V_{IS} = 1\text{ V}_{PP}$ ; $f_{MCLK\_IN} = 38.4\text{ MHz}$ ; $R_L = 10\text{ k}\Omega$ ; $C_L = 10\text{ pF}$ <sup>(2)</sup>	Off (no REQ)	0.1	0.2	mA
			Per output	2	2.6	
$I_{DD\_DIG}$	Digital supply current (see Figure 8 through Figure 12)	$V_{BAT} = 5.5\text{ V}$ ; $V_{DD\_DIG} = 1.95\text{ V}$ ; $V_{DD\_ANA} = \text{off}$ ; LDO = off; $V_{IS} = 1\text{ V}_{PP}$ ; $f_{MCLK\_IN} = 38.4\text{ MHz}$ ; $C_L = 10\text{ pF}$ ; $R_L = 10\text{ k}\Omega$			0.1	mA
$I_{SB}$	Standby current	$V_{BAT} = 5.5\text{ V}$ ; $V_{DD\_DIG}/V_{DD\_ANA} = 1.95\text{ V}$ ; All outputs disabled (no input clock; LDO off; no REQ; $\overline{\text{RESET}}$ is inactive; I <sup>2</sup> C is in idle mode); includes 1-M $\Omega$ pullup at I <sup>2</sup> C and $\overline{\text{RESET}}$		0.5	10	$\mu\text{A}$
$f_{MCLK\_IN}$	Input frequency	Sine wave	0.01	38.4	52	MHz
$V_{OH}$	MCLK_REQ high-level output voltage	Wired-OR output; $I_{OH} = -2\text{ mA}$ ; $V_{DD\_DIG} = 1.65\text{ V}$ (See Figure 3.)	$V_{DD\_DIG} - 0.45$			V
		Push-pull output; $V_{DD\_DIG} = 1.65\text{ V}$ , $I_{OH} = -2\text{ mA}$	$V_{DD\_DIG} - 0.45$			
$V_{OL}$	MCLK_REQ low-level output voltage	Wired-AND output; $I_{OL} = 2\text{ mA}$ $V_{DD\_DIG} = 1.65\text{ V}$			0.45	V
		Push-pull output; $V_{DD\_DIG} = 1.65\text{ V}$ , $I_{OL} = 2\text{ mA}$			0.45	
$V_{IK}$	LVC MOS input voltage	$V_{DD\_DIG} = 1.65\text{ V}$ ; $I_I = -18\text{ mA}$			-1.2	V
$I_{IH}$	Input current ADR_A0, REQx (500-k $\Omega$ pulldown)	$V_I = V_{DD\_DIG}$ ; $V_{DD\_DIG} = 1.95\text{ V}$			6	$\mu\text{A}$
	Input current $\overline{\text{RESET}}$ (1-M $\Omega$ pullup)				2	
$I_{IL}$	Input current ADR_A0, REQx (500-k $\Omega$ pulldown)	$V_I = 0\text{ V}$ ; $V_{DD\_DIG} = 1.95\text{ V}$			-2	$\mu\text{A}$
	Input current $\overline{\text{RESET}}$ (1-M $\Omega$ pullup)				-3	
$C_I$	Input capacitance ADR_A0, REQx, $\overline{\text{RESET}}$	$V_I = 0\text{ V}$ or $V_{DD\_DIG}$		3		pF
<b>SDAH/SCLH PARAMETER (Hs-Mode)</b>						
$V_{IK}$	SCLH/SDAH input clamp voltage	$V_{DD\_DIG} = 1.65\text{ V}$ ; $I_I = -18\text{ mA}$			-1.2	V
$I_I$	SCLH/SDAH input current	$0.1 V_{DD\_DIG} < V_I < 0.9 V_{DD\_DIG}$			10	$\mu\text{A}$
$V_{IH}$	SDA/SCL input high voltage		$0.7 V_{DD\_DIG}$			V
$V_{IL}$	SDAH/SCLH input low voltage			$0.3 V_{DD\_DIG}$		V
$V_{hys}$	Hysteresis of Schmitt-trigger inputs		$0.1 V_{DD\_DIG}$			V
$V_{OL}$	SDAH low-level output voltage	$I_{OL} = 3\text{ mA}$ , $V_{DD\_DIG} = 1.65\text{ V}$			$0.2 V_{DD\_DIG}$	V
$C_I$	SCLH input capacitance	$V_I = 0\text{ V}$ or $V_I = V_{DD\_DIG}$ <sup>(3)</sup>		3	5	pF
	SDAH input capacitance	$V_I = 0\text{ V}$ or $V_I = V_{DD\_DIG}$ <sup>(3)</sup>		8	10	

 (1) The total current consumption when no output is active is calculated by  $I_{DD\_ANA}(\text{off}) + I_{DD\_DIG}$ .

 (2) For  $C_L = 30\text{ pF}$ , the typical current for one output is 2.2 mA (see Figure 8).

 (3) The I<sup>2</sup>C standard specifies a maximum  $C_I$  of 10 pF.

**ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>SINE-WAVE PARAMETER (MCLK_IN is sine-wave signal, C<sub>L</sub> = 10 pF)</b>							
f <sub>OUT</sub>	Output frequency					52	MHz
V <sub>OS</sub>	Output gain level (see Figure 17)	MCLK_IN-to-CLKx; 10 kΩ, 10 pF; ac-coupled; f <sub>MCLK_IN</sub> > 1 MHz	0.5 ≤ V <sub>IS</sub> ≤ 1.2 V <sub>PP</sub> V <sub>IS</sub> = 0.5 V <sub>PP</sub>	-1	-0.3	0	dB
	Output voltage			445	490	500	mV <sub>PP</sub>
t <sub>jitadd(rms)</sub>	Additive rms jitter <sup>(4)</sup>	10 Hz to 10 MHz; f <sub>OUT</sub> = 38.4 MHz			0.3	0.6	pSRMS
		10 kHz to 10 MHz; f <sub>OUT</sub> = 38.4 MHz			0.1	0.2	
pn <sub>add</sub>	Additive phase noise at f <sub>OUT</sub> = 38.4 MHz <sup>(5)</sup>	At offset = 1 kHz			-142	-135	dBc/Hz
		At offset = 10 kHz			-152	-145	
		At offset = 100 kHz			-157	-150	
R <sub>IN</sub>	Input resistance	At dc level		12	15		kΩ
C <sub>IN</sub>	Input capacitance	f <sub>MCLK_IN</sub> = 38.4 MHz			5	7	pF
<b>ELECTRICAL CHARACTERISTIC of LDO (C<sub>OUT</sub> = 0.8 to 2.7 μF)<sup>(6)</sup></b>							
V <sub>BAT</sub>	Input voltage range			2.3		5.5	V
V <sub>LDO</sub>	LDO output voltage <sup>(7)</sup>	2.3 V < V <sub>BAT</sub> < 5.5 V, I <sub>LOAD</sub> = 5 mA		1.72	1.8	1.9	V
ΔV <sub>LDO</sub>	Maximum line regulation	2.3 V < V <sub>BAT</sub> ≤ 5.5 V, I <sub>LOAD</sub> = 5 mA			0.5%		
	Maximum load regulation	0 < I <sub>LOAD</sub> < 5 mA, V <sub>BAT</sub> = 2.3 V or 5.5 V; T <sub>J</sub> = 25°C			0.5%		
I <sub>LOAD</sub>	Load current	C <sub>OUT</sub> = 0.8 μF to 2.7 μF		0	5		mA
I <sub>LCL</sub>	LDO output current limit	V <sub>LDO</sub> = 0.9 × V <sub>LDO(TYP)</sub>		10		60	mA
I <sub>LGND</sub>	LDO ground pin current <sup>(8)</sup>	V <sub>BAT</sub> = 3.6 V; 0 < I <sub>LOAD</sub> < 5 mA			50	150	μA
I <sub>LSDN</sub>	LDO shutdown current	2.3 V < V <sub>BAT</sub> < 5.5 V				0.2	μA
PSRR	Power-supply rejection ratio (ripple rejection) (see Figure 20)	V <sub>BAT</sub> = 2.3 V (for min) V <sub>BAT</sub> = 2.5 V (for typ) V <sub>LDO</sub> = 1.8 V I <sub>LOAD</sub> = 5 mA V <sub>ripple</sub> = 0.1 V <sub>pp</sub>	100 Hz	60	68		dB
			1 kHz	55	62		
			10 kHz	45	52		
			100 kHz	33	40		
			1 MHz	37	46		
			10 MHz	60	67		
V <sub>N</sub>	Output noise voltage (see Figure 21)	BW = 10 Hz to 100 kHz; V <sub>LDO</sub> = 1.8 V; I <sub>LOAD</sub> = 5 mA				30	μV <sub>RMS</sub>

(4) Additive rms jitter is the integrated rms jitter that the device adds to the signal chain. It is calculated by

$$t_{jitadd(rms)} = \sqrt{(t_{jitout(rms)}^2 - t_{jitin(rms)}^2)} \quad \text{Specified with the supply ripple noise of } 30 \mu\text{V(rms)} \text{ from } 10 \text{ Hz to } 100 \text{ kHz.}$$

(5) Additive phase noise is the amount of phase noise that the device adds to the signal chain. It is calculated by

$$L_{add} \text{ (dB)} = 10 \log(10^{0.1 L_{out}} - 10^{0.1 L_{in}})$$

 (6) Minimum C<sub>OUT</sub> should be 100 nF to allow for stable LDO operation.

(7) LDO output voltage includes maximum line and load regulation.

 (8) LDO ground pin current does not change over V<sub>BAT</sub>.

## TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)  $V_{LDO} = 1.8\text{ V}$ ;  $C_L = 10\text{ pF}$ ;  $R_L = 10\text{ k}\Omega$ 

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
<b>TIMING PARAMETER</b>							
$t_{PD}$	Propagation delay time	MCLK_IN-to-CLKx; $f_{MCLK\_IN} = 38.4\text{ MHz}$			3	ns	
$t_{LH}$	Propagation delay time, low-to-high	REQx-to-MCLK_REQ (wired-OR, $C_L = 15\text{ pF}$ , $R_L = 10\text{ k}\Omega$ );			15	ns	
$t_{CLK}^{(2)}$	CLKx on-time – REQ-to-CLKx	$f_{MCLK\_IN} = 38.4\text{ MHz}$ ; $V_{VDD\_ANA}$ is on; $V_{IS} = 1\text{ V}$ ; $V_{OS} = -1\text{ dB}$ (see <a href="#">Figure 5</a> and <a href="#">Figure 6</a> )		0.3	0.4	$\mu\text{s}$	
	CLKx on-time – RESET-to-CLKx <sup>(3)</sup>			0.6	0.8	$\mu\text{s}$	
	CLKx off-time – REQ-to-CLKx					25	ns
	CLKx on-time – $V_{DD\_ANA}$ to-CLKx		$f_{MCLK\_IN} = 38.4\text{ MHz}$ ; $V_{IS} = 1\text{ V}$ ; $V_{OS} = -1\text{ dB}$ ; measurement starts when $V_{DD\_ANA}$ is 90% of 1.7 V (see <a href="#">Figure 7</a> )		20	50	$\mu\text{s}$
$t_{SP}$	Pulse duration of spikes that must be suppressed by the input filter for RESET <sup>(3)</sup>				100	ns	
$t_{sk(o)}$	Output skew <sup>(4)</sup>	$f_{MCLK\_IN} = 38.4\text{ MHz}$ ; CLK1-to-CLK4		25	50	ps	
$t_{LDO}$	LDO on-time <sup>(5)</sup> – REQ-to-LDO; – RESET-to-LDO	$V_{LDO} = 1.7\text{ V}$ , $I_{LDO} = 5\text{ mA}$ , $2.3\text{ V} < V_{BAT} < 5.5\text{ V}$ ; $C_{OUT} = 2.7\text{ }\mu\text{F}$		100	300	$\mu\text{s}$	

(1) All typical values are at nominal  $V_{DD\_ANA}$  and  $V_{DD\_DIG}$ .

(2) CLK on-time is measured with valid input signal ( $V_{IS} = 1\text{ Vpp}$ ). In case a TXCO is used, the LDO and TCXO are already on.

(3) Pulses above 500 ns are interpreted as a valid reset signal. Total time from RESET-to-CLKx is the sum of  $t_{SP} + t_{CLK\_}/\text{RESET}$ .

(4) Output skew is calculated as the greater of the difference between the fastest and the slowest  $t_{PLH}$  or the difference between the fastest and the slowest  $t_{PHL}$ .

(5) LDO off-time depends on the discharge time of the R-C components (see [Figure 4](#)).

PARAMETER		MIN	MAX	UNIT
<b>SDAH/SCLH TIMING REQUIREMENTS, Hs-Mode (<math>C_{BUS} = 100\text{ pF}</math> for each I<sup>2</sup>C line; see <a href="#">Figure 24</a> and <a href="#">Figure 25</a>)</b>				
$f_{SCLH}$	SCLH clock frequency	0	3.4	MHz
$t_{su}(\text{START})$	START setup time (SCLH high before SDAH low)	160		ns
$t_h(\text{START})$	START hold time (SCLH low after SDAH low)	160		ns
$t_{LOW}$	Low period of the SCLH clock	160		ns
$t_{HIGH}$	High period of the SCLH clock	60		ns
$t_h(\text{SDAH})$	SDAH hold time (SDAH valid after SCLH low)	0 <sup>(1)</sup>	70	ns
$t_{su}(\text{SDAH})$	SDAH setup time	10		ns
$t_r$	SCLH rise time	10	40	ns
	SDAH rise time	10	80	
$t_f$	SCLH fall time	10	40	ns
	SDAH fall time	10	80	
$t_{su}(\text{STOP})$	STOP setup time	160		ns
$t_{SP}$	Pulse duration of spikes that must be suppressed by the input filter for SDAH and SCLH	0	10	ns

(1) A device must internally provide a data hold time to bridge the undefined period between  $V_{IH}$  and  $V_{IL}$  of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Input Circuit




Figure 2. Output Circuit





Figure 3. Wired OR



i.e. time constant( $R \times C$ ) is  $440 \mu s$  for 63% discharge.

Figure 4. LDO Output Circuit



TYPICAL CHARACTERISTICS




Figure 5. CLKx On-Time From RESET Off-to-On




Figure 6. CLKx On-Time From REQ Off-to-On






Figure 7. CLKx On-Time From V<sub>DD\_ANA</sub> Off-to-On


**TYPICAL CHARACTERISTICS (continued)**



**Figure 8.**



**Figure 9.**



**Figure 10.**

**TYPICAL CHARACTERISTICS (continued)**  
**SUPPLY CURRENT (IDD\_ANA, IDD\_DIG)**  
 vs  
**INPUT VOLTAGE LEVEL AT 38.4 MHz INPUT CLOCK**




Figure 11.

**SUPPLY CURRENT (IDD\_ANA, IDD\_DIG)**  
 vs  
**INPUT VOLTAGE LEVEL AT 26 MHz INPUT CLOCK**




Figure 12.

**TCXO INPUT CLOCK**  
 vs  
**OUTPUT CLOCK AT 38.4 MHz**




Figure 13.

**TYPICAL CHARACTERISTICS (continued)**

**TCXO INPUT CLOCK  
vs  
OUTPUT CLOCK AT 26 MHz**




Figure 14.

**SINE WAVE INPUT CLOCK  
vs  
OUTPUT CLOCK AT 38.4 MHz**




Figure 15.

**TYPICAL CHARACTERISTICS (continued)**

**SINE WAVE INPUT CLOCK**

**vs**

**OUTPUT CLOCK AT 26 MHz**




Figure 16.

**OUTPUT GAIN**

**vs**

**INPUT FREQUENCY (MCLK\_IN)**




Figure 17.

**TYPICAL CHARACTERISTICS (continued)**  
**INPUT**  
**vs**  
**OUTPUT PHASE-NOISE PERFORMANCE WITH 38.4-MHz TCXO**




Figure 18.

**INPUT**  
**vs**  
**OUTPUT PHASE-NOISE PERFORMANCE WITH 26-MHz TCXO**




Figure 19.

**LDO POWER SUPPLY REJECTION**  
**vs**  
**FREQUENCY (PSRR)**





Figure 20.

**TYPICAL CHARACTERISTICS (continued)**

**LDO OUTPUT SPECTRAL NOISE DENSITY  
vs  
FREQUENCY**



**Figure 21.**

**DETAILED DESCRIPTION**

**SDAH/SCLH SERIAL INTERFACE (Hs-Mode)**

This section describes the SDAH/SCLH interface of the CDC3S04 device. The CDC3S04 operates as a slave device of the two-wire serial SDAH/SCLH bus, compatible with the popular I<sup>2</sup>C specification (UM10204-I<sup>2</sup>C-bus specification and user manual Rev. 03–19 June 2007). It operates in the high-speed mode (up to 3.4 Mbit/s) and supports 7-bit addressing. The CDC3S04 is fully downward compatible with fast- and standard-mode (F/S) devices for bidirectional communication in a mixed-speed bus system.

**Data Protocol**

The device supports byte-write and byte-read operations only. There is no block-write or block-read operation supported; therefore, no command code byte is needed.


When a byte has been sent, it is written into the internal register and is immediately effective.

**Slave Receiver Address (7 bits)**

Device	A6	A5	A4	A3	A2	A1	A0 <sup>(1)</sup>	R/W
CDC3S04	1	1	0	1	1	0	0	1/0


(1) Address bit A0 is selectable by the ADR\_A0 input (pin D1). This allows addressing of two devices connected to the same I<sup>2</sup>C bus. The default value is 0, set by an internal pulldown resistor.

**Byte-Write Programming Sequence**




**Figure 22. Byte-Write Protocol**

**Byte-Read Programming Sequence**



**Figure 23. Byte-Read Protocol**






T0451-01

(1) First rising edge of the SCLH signal after Sr and after each acknowledge bit.

**Figure 24. Definition of Timing for a Complete Hs-Mode Transfer**

The following diagram shows how the CDC3S04 clock buffer is connected to the SDAH/SCLH serial interface bus. Multiple devices can be connected to the bus, but the speed may need to be reduced (3.4 MHz is the maximum) if many devices are connected.

Note that the pullup resistors ( $R_p$ ) depend on the supply voltage, bus capacitance, and number of connected devices. For more details, see the I<sup>2</sup>C bus specification.



**Figure 25. SDAH/SCLH Hardware Interface**

### SDAH/SCLH Configuration Registers

The output stages are user configurable. [Table 3](#) explains the programmable functions of the CDC3S04.

**Table 3. Configuration Register (Shaded Cells Marks Power-Up/Default Setting)**

Offset	BIT <sup>(1)</sup>	Acronym	Default <sup>(2)</sup>	RESET <sup>(3)</sup>	Description	0	1	Type
00h	7	REQ4INT	1b	1b	CLK4 off/on <sup>(4)</sup>	Off	On	R/W
	6	REQ3INT	0b	–	CLK3 off/on <sup>(4)</sup>	Off	On	
	5	REQ2INT	0b	–	CLK2 off/on <sup>(4)</sup>	Off	On	
	4	REQ1INT	1b	1b	CLK1 off/on <sup>(4)</sup>	Off	On	
	3	REQ4POL	1b	–	Selects polarity of REQ4	Active-low	Active-high	
	2	REQ3POL	1b	–	Selects polarity of REQ3	Active-low	Active-high	
	1	REQ2POL	1b	–	Selects polarity of REQ2	Active-low	Active-high	
	0	REQ1POL	1b	–	Selects polarity of REQ1	Active-low	Active-high	
01h	7	MREQ4	1b	–	Defines if REQ4 is used to decode MCLK_REQ	Not used for decoding	Used for decoding	R/W
	6	MREQ3	1b	–	Defines if REQ3 is used to decode MCLK_REQ			
	5	MREQ2	1b	–	Defines if REQ2 is used to decode MCLK_REQ			
	4	MREQ1	1b	–	Defines if REQ1 is used to decode MCLK_REQ			
	3	MCLKOUT1	00b	–	Selects MCLK_REQ output type 00 = wired-OR (default setting) 01 = wired-AND 1x = push-pull			
	2	MCLKOUT0						
	0–1	–	00b	–	Reserved			
02h	7	MREQCTRL1	00b	–	MCLK_REQ generation (see <a href="#">Figure 27</a> ) 0x = decoder controlled (default setting) 10 = low 11 = high			R/W
	6	MREQCTRL0						
	5	LDOEN1	00b	–	Switches LDO on or off: 00 = LDO is on (default setting) 01 = LDO is off 1x = decoder controlled (see <a href="#">Figure 27</a> )			
	4	LDOEN0						
	3	REQ4PRIO	1b	1b	Defines external vs internal REQ4 priority	REQ4	REQ4INT	
	2	REQ3PRIO	0b	–	Defines external vs internal REQ3 priority	REQ3	REQ3INT	
	1	REQ2PRIO	0b	–	Defines external vs internal REQ2 priority	REQ2	REQ2INT	
	0	REQ1PRIO	1b	1b	Defines external vs internal REQ1 priority	REQ1	REQ1INT	
0–3	–	0b	–	Reserved				
03h	7	HIGHDRIVE4	0b	–	Enables high-drive capability CLK4	Typical	High	R/W
	6	HIGHDRIVE3	0b	–	Enables high-drive capability CLK3	Typical	High	
	5	HIGHDRIVE2	0b	–	Enables high-drive capability CLK2	Typical	High	
	4	HIGHDRIVE1	0b	–	Enables high-drive capability CLK1	Typical	High	
	0–3	–	0b	–	Reserved			
04h–Bh <sup>(5)</sup>	–	–	–	Reserved			R/W	

(1) All data is transferred with the MSB first.

(2) A device reset to default condition is initiated by a  $V_{DD\_DIG}$  power-up sequence.

(3) "–" means that dedicated bits do not change at RESET.

(4) Inactive as long as the REQxPRIO bit is low, external REQx pins are valid (see [Figure 26](#))

(5) Writing data beyond 03h may affect device function.




Figure 26. Clock Output Enable Signal (Shaded Line Marks Power-Up/Default Setting)




Figure 27. Decoding Scheme for MCLK\_REQ and LDOEN (Shaded Line Marks Power-Up/Default Setting)

APPLICATION INFORMATION




Figure 28. Clock Distribution Scheme

## REVISION HISTORY

<b>Changes from Original (October 2009) to Revision A</b>	<b>Page</b>
• Changed the format on page 1 (moved 2 paragraphs from page 2 to page 1) .....	1
• Changed the X axis from 0.1us to 100us....900us .....	9
• Changed Offset 00h Bit 4 Default value from 0h to 1b .....	18
<b>Changes from Revision A (July 2010) to Revision B</b>	<b>Page</b>
• Changed <a href="#">Table 3</a> "Offset" values listed in "Default" and " $\overline{\text{RESET}}$ " columns from "h" to "b". .....	18
<b>Changes from Revision B (May 2011) to Revision C</b>	<b>Page</b>
• Changed from Rev B, 2011 to Rev C, 2012 .....	1
• Changed the 8th Feature item from $-30^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ .....	1
• Changed in the last paragraph of description from $-30^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ .....	2
• Changed in the ROC table last row, from $-30^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ .....	4

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDC3S04YFFR	ACTIVE	DSBGA	YFF	20	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	CDC3S04	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC3S04YFFR	DSBGA	YFF	20	3000	180.0	8.4	1.63	2.08	0.69	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC3S04YFFR	DSBGA	YFF	20	3000	182.0	182.0	20.0



# MECHANICAL DATA

YFF (R-XBGA-N20)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
 B. This drawing is subject to change without notice.  
 C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated