

Burr-Brown Products from Texas Instruments



24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 \times 2-CHANNEL MUX AND PGA

FEATURES

- Multiplexer and Programmable-Gain Amplifier (PGA)
 - 6×2-Channel Single-Ended Inputs
 - Multiplexed Output
 - Maximum Input Level: 2.4 V rms
 - Input Resistance: 50 kΩ, Minimum
 - PGA Gain: 11 to –11 dB Range, 0.5 dB/Step
- 24-Bit Delta-Sigma Stereo A/D Converter
- Antialiasing Filter Included
- Oversampling Decimation Filter
 - Oversampling Frequency: ×64
 - Pass-Band Ripple: ±0.05 dB
 - Stop-Band Attenuation: -65 dB
 - On-Chip High-Pass Filter: 0.91 Hz (48 kHz)
- High Performance
 - THD+N: 0.0023% (Typically)
 - SNR: 101 dB (Typically)
 - Dynamic Range: 102 dB (Typically)
- PCM Audio Interface

- Master/Slave Mode Selectable
- Data Formats: 24-Bit Left Justified, 24-Bit I²S, 16-, 24-Bit Right Justified
- Mode Control by Serial Interface:
 - With SPI Control (PCM1850)
 - With I²C Control (PCM1851)
- Sampling Rate: 16–96 kHz
- System Clock: 256 f_s, 384 f_s, 512 f_s, 768 f_s
- Dual Power Supplies:
 5 V for Analog, 3.3 V for Digital
- Package: 32-Pin TQFP
- Lead-Free Product

APPLICATIONS

- DVD/HDD/DVD+HDD Recorder
- AV Amplifier Receiver
- CD Recorder
- MD Recorder
- Multi-Track Recorder
- Electric Musical Instrument

DESCRIPTION

The PCM1850/1851 is a high-performance, low-cost, single-chip stereo analog-to-digital converter with a single-ended analog front end that consists of a 6-stereo-input multiplexer and wide-range PGA. The PCM1850/1851 includes a delta-sigma modulator with 64-times oversampling, a digital decimation filter and a low-cut filter that removes the dc component of the input signal. For various applications, the PCM1850/1851 supports two modes (master and slave) and four data formats through a serial control interface, SPI for the PCM1850 and I²C for the PCM1851, respectively. The PCM1850/1851 is suitable for a wide variety of cost-sensitive DVD/CD/MD recorder and receiver applications where good performance and operation from a 5-V analog supply and 3.3-V digital supply is required. The PCM1850/1851 is fabricated using a highly advanced CMOS process and is available in a small 32-pin TQFP package.

ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
			4000 H. 0500	DOLMOSO	PCM1850PJT	Tray
PCM1850PJ1	32-Lead TQFP	32PJ1	-40°C to 85°C	С РСМ1850	PCM1850PJTR	Tape and reel
			40°O to 05°O		PCM1851PJT	Tray
PCM1851PJ1	32-Lead TQFP	32PJ1	-40°C 10 85°C	PCIVIT851	PCM1851PJTR	Tape and reel



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PCM1850 PCM1851



SLES108 - MARCH 2004



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

BLOCK DIAGRAM



⁽¹⁾ PCM1850 (PCM1851)

PIN ASSIGNMENTS



Terminal Functions

PCM1850

TERMINAL				
NAME	PIN	1/0	DESCRIPTIONS	
AGND	29	—	Analog GND	
BCK	2	I/O	Bit clock input/output ⁽¹⁾	
DGND	5	—	Digital GND	
DOUT	3	0	Audio data output	
LRCK	1	I/O	Sampling clock input/output ⁽¹⁾	
MC	31	Ι	Mode control clock input ⁽²⁾	
MD	32	Ι	Mode control data input ⁽²⁾	
MOUTL	12	0	Multiplexer output, L-channel	
MOUTR	11	0	Multiplexer output, R-channel	
MS	30	I	Mode control select input ⁽³⁾	
OVER	4	0	Overflow flag	
RST	10	Ι	Reset, active LOW ⁽³⁾	
SCKI	7	I	System clock input; 256 $\rm f_S,$ 384 $\rm f_S,$ 512 $\rm f_S$ or 768 $\rm f_S^{(2)}$	
TEST0	8	Ι	Test 0, must be connected to GND ⁽³⁾	
TEST1	9	Ι	Test 1, must be connected to GND ⁽³⁾	
V _{CC}	28	—	Analog power supply, 5-V	
V _{DD}	6	—	Digital power supply, 3.3-V	
V _{IN} L1	13	Ι	Analog input 1, L-channel	
V _{IN} L2	15	I	Analog input 2, L-channel	
V _{IN} L3	17	Ι	Analog input 3, L-channel	
V _{IN} L4	19	Ι	Analog input 4, L-channel	
V _{IN} L5	21	Ι	Analog input 5, L-channel	
V _{IN} L6	23	Ι	Analog input 6, L-channel	
V _{IN} R1	14	Ι	Analog input 1, R-channel	
V _{IN} R2	16	Ι	Analog input 2, R-channel	
V _{IN} R3	18	Ι	Analog input 3, R-channel	
V _{IN} R4	20	Ι	Analog input 4, R-channel	
V _{IN} R5	22	Ι	Analog input 5, R-channel	
V _{IN} R6	24	Ι	Analog input 6, R-channel	
V _{REF} S	25	_	Reference S decoupling capacitor (= 0.5 V _{CC})	
V _{REF} 1	26	_	Reference 1 decoupling capacitor (= 0.5 V _{CC})	
V _{REF} 2	27		Reference 2 decoupling capacitor (= V _{CC})	

Schmitt-trigger input with internal pulldown resistor (50 kΩ, typically)
 Schmitt-trigger input, 5-V tolerant
 Schmitt-trigger input with internal pulldown resistor (50 kΩ, typically), 5-V tolerant

PCM1850 PCM1851

SLES108 - MARCH 2004



Terminal Functions

PCM1851

TERMINAL					
NAME	PIN	1/0	DESCRIPTIONS		
ADR	30	I	Mode control address select input ⁽¹⁾		
AGND	29	—	Analog GND		
BCK	2	I/O	Bit clock input/output ⁽²⁾		
DGND	5	-	Digital GND		
DOUT	3	0	Audio data output		
LRCK	1	I/O	Sampling clock input/output ⁽²⁾		
MOUTL	12	0	Multiplexer output, L-channel		
MOUTR	11	0	Multiplexer output, R-channel		
OVER	4	0	Overflow flag		
RST	10	I	Reset, active LOW ⁽¹⁾		
SCKI	7	I	System clock input; 256 f_S , 384 f_S , 512 f_S or 768 $f_S^{(3)}$		
SCL	31	I	Mode control clock input ⁽³⁾		
SDA	32	I/O	Mode control data input/output ⁽⁴⁾		
TEST0	8	I	Test 0, must be connected to GND ⁽¹⁾		
TEST1	9	I	Test 1, must be connected to GND ⁽¹⁾		
V _{CC}	28	—	Analog power supply, 5-V		
V _{DD}	6	—	Digital power supply, 3.3-V		
V _{IN} L1	13	I	Analog input 1, L-channel		
V _{IN} L2	15	I	Analog input 2, L-channel		
V _{IN} L3	17	I	Analog input 3, L-channel		
V _{IN} L4	19	I	Analog input 4, L-channel		
V _{IN} L5	21	I	Analog input 5, L-channel		
V _{IN} L6	23	I	Analog input 6, L-channel		
V _{IN} R1	14	I	Analog input 1, R-channel		
V _{IN} R2	16	I	Analog input 2, R-channel		
V _{IN} R3	18	I	Analog input 3, R-channel		
V _{IN} R4	20	I	Analog input 4, R-channel		
V _{IN} R5	22	I	Analog input 5, R-channel		
V _{IN} R6	24	I	Analog input 6, R-channel		
V _{REF} S	25	—	Reference S decoupling capacitor (= 0.5 V _{CC})		
V _{REF} 1	26	—	Reference 1 decoupling capacitor (= 0.5 V _{CC})		
V _{REF} 2	27	—	Reference 2 decoupling capacitor (= V _{CC})		

(1) Schmitt-trigger input with internal pulldown resistor (50 kΩ, typically), 5-V tolerant
 (2) Schmitt-trigger input with internal pulldown resistor (50 kΩ, typically)
 (3) Schmitt-trigger input, 5-V tolerant
 (4) Schmitt-trigger input/open-drain LOW output, 5-V tolerant

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise $noted^{(1)}$

Supply voltage: V _{CC}	–0.3 V to 6.5 V
Supply voltage: V _{DD}	–0.3 V to 4 V
Ground voltage differences: AGND, DGND	±0.1 V
Digital input voltage: LRCK, BCK, DOUT, OVER	-0.3 V to (V _{DD} + 0.3 V) < 4 V
Digital input voltage: RST, SCKI, MS (ADR) ⁽²⁾ , MC (SCL) ⁽²⁾ , MD (SDA) ⁽²⁾ , TEST0, TEST1	–0.3 V to 6.5 V
Analog input voltage: VINL1-6, VINR1-6	-3 V to (V _{CC} + 3 V) < 9 V
Analog input voltage: MOUTL, MOUTR, V _{REF} 1, V _{REF} 2, V _{REF} S	–0.3 V to (V _{CC} + 0.3 V) < 6.5 V
Input current (any pins except supplies)	±10 mA
Ambient temperature under bias	–40°C to 125°C
Storage temperature	–55°C to 150°C
Junction temperature	150°C
Lead temperature (soldering)	260°C, 5 s
Package temperature (IR reflow, peak)	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) PCM1850 (PCM1851)

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = 25^{\circ}C$, $V_{CC} = 5 V$, $V_{DD} = 3.3 V$, master mode, $f_S = 48 \text{ kHz}$, system clock = 256 f_S , 24-bit data, unless otherwise noted

DADAMETED			PCM185	PCM1850PJT, PCM1851PJT				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
DIGITAL	INPUT/OUTPUT							
DATA FO	PRMAT							
	Audio data interface format		Left-justif	ied, I ² S, rig	ht-justified			
	Audio data bit length			16, 24		bits		
	Audio data format		MSB-fi	rst, 2s com	olement			
f _S	Sampling frequency		16	48	96	kHz		
System clock frequency	256 f _S	4.096	12.288	24.576	MHz			
	384 f _S	6.144	18.432	36.864				
	512 f _S	8.192	24.576	49.152				
		768 f _S	12.288	36.864	_			
INPUT LO	DGIC							
V _{IH} ⁽¹⁾			2		V _{DD}			
V _{IL} ⁽¹⁾	7		0		0.8			
V _{IH} ⁽²⁾ ⁽³⁾			2		5.5	VDC		
V _{IL} ⁽²⁾ ⁽³⁾			0		0.8			
I _{IH} ⁽²⁾		$V_{IN} = V_{DD}$			±10			
I _{IL} ⁽²⁾		V _{IN} = 0			±10			
I _{IH} ^{(1) (3)}		$V_{IN} = V_{DD}$		65	100	μΑ		
I _{IL} ⁽¹⁾ ⁽³⁾		V _{IN} = 0			±10			

⁽¹⁾ Pins 1, 2: LRCK, BCK (In slave mode, Schmitt-trigger input, with 50-kΩ typical pulldown resistor)

(2) Pins 7, 31, 32: SCKI, MC/SCL (PCM1850/1851), MD/SDA (PCM1850/1851) (Schmitt-trigger input, 5-V tolerant)

(3) Pins 8–10, 30: TEST0, TEST1, RST, MS/ADR (PCM1850/1851) (Schmitt-trigger input, with 50-kΩ typical pulldown resistor, 5-V tolerant)

PCM1850 PCM1851

SLES108 - MARCH 2004



ELECTRICAL CHARACTERISTICS (Continued)

All specifications at T_A = 25°C, V_{CC} = 5 V, V_{DD} = 3.3 V, master mode, f_S = 48 kHz, system clock = 256 f_S, 24-bit data, unless otherwise noted

DADAMETED			PCM18			
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
OUTPUT	LOGIC					
V _{OH} ⁽¹⁾		I _{OUT} = -4 mA	2.8			
V _{OL} ^{(1) (2)}		I _{OUT} = 4 mA			0.5	VDC
AFE MUL	TIPLEXER					
	Input channels			6		
	Input level for full scale			2	2.4	Vrms
	Center voltage (V _{REF} 1)	Selected channel		0.5 V _{CC}		V
	Center voltage (V _{REF} S)	Unselected channel		0.5 V _{CC}		V
		Selected channel	50	169		1-0
	Input Impedance	Unselected channel	50	57		KΩ
AFE PGA						
	Gain range		-11	0	11	dB
	Gain step			0.5		dB
	Monotonicity			Specified		
	Antialiasing filter frequency response	–3 dB, PGA gain = –5.5 dB		300		kHz
MONITOR	OUTPUT					
	Output level for full scale	AC-coupled, >10 k Ω		0.6 V _{CC}		Vp-р
	Output load	AC-coupled	10			kΩ
	THD+N ^{(3) (4)}	AC-coupled, 10 k Ω , 3 Vp-p output,		0.0016%		
	S/N ratio ^{(3) (4)}	AC-coupled, 10 k Ω		104		dB
	Gain error ^{(3) (4)}	AC-coupled, 10 k Ω		-3		% of FSR
	Center voltage			0.5 V _{CC}		V
ADC						
	Resolution			24		bits
	Full scale input voltage			0.6 V _{CC}		Vp-р
ACCURA	СҮ					
	Gain mismatch, channel-to-channel			±1	±3	% of FSR
	Gain error			±2	±5	% of FSR
	Bipolar zero error	High-pass filter bypass		±2		% of FSR

⁽¹⁾ Pins 1–4: LRCK, BCK (in master mode), DOUT, OVER

(2) Pin 32: SDA (PCM1851) (open-drain LOW output)

(3) Analog performance specifications are tested with the System Two[™] audio measurement system by Audio Precision[™], using a 400-Hz HPF and 20-kHz LPF in the RMS mode at f_{IN} = 1 kHz.

⁽⁴⁾ Reference level (0 dB) is specified as 2-V rms input on $V_{IN}L[1:6]$ and $V_{IN}R[1:6]$ pins with PGA gain of -5.5 dB.

ELECTRICAL CHARACTERISTICS (Continued)

All specifications at $T_A = 25^{\circ}$ C, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 48$ kHz, system clock = 256 f_S , 24-bit data, unless otherwise noted

			PCM1850PJT, PCM1851PJT				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DYAN	IAMIC PEFORMANCE ^{(1) (2)}	·					
		f _S = 48 kHz, V _{IN} = -0.5 dB (1.89 Vrms)		0.0023%	0.004%		
	THD+N ⁽³⁾	$f_{S} = 96 \text{ kHz}^{(4)}, \text{ V}_{IN} = -0.5 \text{ dB} (1.89 \text{ Vrms})$		0.0027%			
		$f_{S} = 48 \text{ kHz}, V_{IN} = -60 \text{ dB} (2 \text{ mVrms})$		1%			
		$f_S = 96 \text{ kHz}^{(4)}, V_{IN} = -60 \text{ dB} (2 \text{ mVrms})$		1%			
	Duracmia rango (3)	f _S = 48 kHz, A-weighted	96	102		٩D	
	Dynamic range (*)	$f_S = 96 \text{ kHz}^{(4)}$, A-weighted		102		uв	
	S/N ratio (3)	f _S = 48 kHz, A-weighted	96	101		AB	
S/N ratio (°)		$f_S = 96 \text{ kHz}^{(4)}$, A-weighted		102		uВ	
	Channel separation (between L-ch and	f _S = 48 kHz	92	98		aD	
R-ch) ⁽³⁾		$f_{S} = 96 \text{ kHz}^{(4)}$		100		uВ	
	Channel apparation (among channels) (5)	f _S = 48 kHz	90	96		٩D	
Channel separation (among channels) (3)		f _S = 96 kHz ⁽⁴⁾	96				
DIGIT	AL FILTER PERFORMANCE						
	Pass band				0.454 f _S	Hz	
	Stop band		0.583 f _S			Hz	
	Pass-band ripple				±0.05	dB	
	Stop-band attenuation		-65			dB	
	Delay time			17.4/f _S		S	
	HPF frequency response	–3 dB		0.019 f _S		mHz	
POW	ER SUPPLY REQUIREMENTS						
V _{CC}	Veltere renge		4.5	5	5.5	VDC	
V_{DD}			2.7	3.3	3.6	VDC	
		Operation		28	35	mA	
ICC		Power down ⁽⁷⁾		190		μA	
	Supply surront (6)	f _S = 48 kHz		6	10	m A	
1	Supply current (*)	f _S = 96 kHz ⁽⁴⁾		12		ША	
DD		Power down ⁽⁷⁾ , PCM1850		80			
		Power down ⁽⁷⁾ , PCM1851		280		μΑ	
	Power discipation operation	f _S = 48 kHz		160	208		
	Power dissipation, operation	$f_{S} = 96 \text{ kHz}^{(4)}$		180			
	Power dissipation, power down (7)	PCM1850		1.2		IIIVV	
	Power dissipation, power down (7)	PCM1851		1.9			
TEMP	PERATURE RANGE						
	Operation temperature		-40		85	°C	
	Thermal resistance (θ_{JA})			80		°C/W	

(1) Analog performance specifications are tested with the System Two[™] audio measurement system by Audio Precision[™], using a 400-Hz HPF and 20-kHz LPF in the RMS mode at f_{IN} = 1 kHz.

⁽²⁾ Reference level (0 dB) is specified as 2-V rms input on V_{IN}L[1:6] and V_{IN}R[1:6] pins with PGA gain of –5.5 dB.

 $^{(3)}$ Unselected channel inputs are terminated to AGND with 0.33 μ F.

 $^{(4)}$ f_S = 96 kHz, system clock = 256 f_S.

⁽⁵⁾ 2-V rms input is applied to all unselected channels, and input of selected channel is terminated to AGND with 0.33 μF.

⁽⁶⁾ Minimum load on DOUT (pin 3), BCK (pin 2), LRCK (pin 1)

(7) Halt SCKI, BCK, LRCK.

PCM1850 PCM1851 SLES108 – MARCH 2004



TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER

DIGITAL FILTER Decimation Filter Frequency Response



All specifications at $T_A = 25^{\circ}$ C, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 48$ kHz, system clock = 256 f_S , 24-bit data, unless otherwise noted



High-Pass Filter Frequency Response



ANALOG FILTER

Antialiasing Filter Frequency Response (at PGA gain = -5.5 dB)



All specifications at $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 48$ kHz, system clock = 256 f_S , 24-bit data, unless otherwise noted





TYPICAL PERFORMANCE CURVES AT PGA GAIN = -5.5 dB



All specifications at $T_A = 25^{\circ}$ C, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 48$ kHz, system clock = 256 f_S , 24-bit data, unless otherwise noted

TEXAS INSTRUMENTS www.ti.com

PCM1850 PCM1851



All specifications at $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 48$ kHz, system clock = 256 f_S , 24-bit data, unless otherwise noted







PGA GAIN LINEARITY



All specifications at $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 3.3$ V, master mode, $f_S = 48$ kHz, system clock = 256 f_S , 24-bit data, unless otherwise noted



SYSTEM CLOCK

The PCM1850/1851 supports 256 f_S , 384 f_S , 512 f_{S_1} and 768 f_S as the system clock, where f_S is the audio sampling frequency. The system clock must be supplied on SCKI (pin 7).

The PCM1850/1851 has a system clock detection circuit which automatically senses if the system clock is operating at 256 f_S , 384 f_S , 512 f_S or 768 f_S in slave mode. In master mode, the system clock frequency must be selected by mode control via the serial port. The 768- f_S system clock is not available in master mode or for f_S = 88.2 kHz and 96 kHz in the slave mode. The system clock is divided into 128 f_S and 64 f_S automatically, and these frequencies are used to operate the digital filter and the delta-sigma modulator, respectively.

Table 1 shows the relationship of typical sampling frequency to system clock frequency, and Figure 20 shows system clock timing.

SAMPLING RATE FREQUENCY	SYSTEM CLOCK FREQUENCY (MHz)				
(kHz)	256 f _S	384 f _S	512 f _S	768 f _S ⁽¹⁾	
32	8.192	12.288	16.384	24.576	
44.1	11.2896	16.9344	22.5792	33.8688	
48	12.288	18.432	24.576	36.864	
64	16.384	24.576	32.768	49.152	
88.2	22.5792	33.8688	45.1584	_	
96	24.576	36.864	49.152	—	

Table 1.	Sampling	Frequency	and Sv	stem Clock	Frequency
	oumpring	. roquonoy	ana ey		i i oquonoy

⁽¹⁾ Slave mode only



SYMBOL	PARAMETER	MIN	MAX	UNIT
tscкн	System clock pulse duration, HIGH	8		ns
t _{SCKL}	System clock pulse duration, LOW	8		ns

Figure 20. System Clock Timing



SLES108 - MARCH 2004

POWER-ON RESET SEQUENCE

The PCM1850/1851 has an internal power-on reset circuit, and initialization (reset) is performed automatically at the time that the power supply (V_{DD}) exceeds 2.2 V (typ). While $V_{DD} < 2.2$ V (typ) and for 1024 system clocks after $V_{DD} > 2.2$ V (typ), the PCM1850/1851 stays in the reset state and the digital output is forced to zero. The digital output is valid after the reset state is released and the time of 4500/f_S has passed. At the moment of the power-on reset release, the PCM1850/1851 does not need a system clock. Figure 21 illustrates the internal power-on reset timing and the digital output for power-on reset.



Figure 21. Internal Power-On Reset Timing



ANALOG FRONT END

The PCM1850/1851 has a built-in analog front-end circuit, which is shown in the block diagram of Figure 22. Selection of the multiplexer input and PGA gain is controlled by mode control via the serial port as shown in Table 2 and Table 3. The change of the input selection and the gain selection is performed immediately after the serial control packet for the change is sent. A popping noise or other unexpected transient response could be generated in the audio signal during channel and gain change. Because the PCM1850/1851 has no zero-cross detection and no other buffering capability for channel and gain change, appropriate data handling in the digital domain is recommended to control transients.

The PCM1850/1851 analog front end permits only ac input via an input capacitor; dc input is prohibited. A signal source resistance of less than 1 k Ω is recommended for the V_{IN}xx pins.

All unselected channel inputs are terminated V_{REF}S (= 0.5 V_{CC}) using a resistor, typically 57 kΩ.

The PCM1850/1851 employs MOUTL/R pins (pins 12 and 11) to monitor the multiplexer output. The load on these pins must be ac-coupled and not less than 10 k Ω . The full-scale output level is typically 0.6 V_{CC}.



Figure 22. Analog Front-End Block Diagram (L-channel)

CH2	CH1	CH0	CHANNEL
0	0	0	Mute
0	0	1	Channel 1 (default)
0	1	0	Channel 2
0	1	1	Channel 3
1	0	0	Channel 4
1	0	1	Channel 5
1	1	0	Channel 6
1	1	1	Mute

Table 2. Multiplexer Input Selection



Table 3	B. PGA	Gain	Selection
---------	--------	------	-----------

PG5	PG4	PG3	PG2	PG1	PG0	PGA GAIN [dB]	R_{IN} [kΩ, Typical]
0	0	1	0	1	0	-11 (default)	201
0	0	1	0	1	1	-10.5	199
0	0	1	1	0	0	-10	196
0	0	1	1	0	1	-9.5	193
0	0	1	1	1	0	-9	190
0	0	1	1	1	1	-8.5	188
0	1	0	0	0	0	-8	185
0	1	0	0	0	1	-7.5	181
0	1	0	0	1	0	-7	178
0	1	0	0	1	1	-6.5	175
0	1	0	1	0	0	-6	172
0	1	0	1	0	1	-5.5	169
0	1	0	1	1	0	-5	165
0	1	0	1	1	1	-4.5	162
0	1	1	0	0	0	-4	158
0	1	1	0	0	1	-3.5	155
0	1	1	0	1	0	-3	151
0	1	1	0	1	1	-2.5	147
0	1	1	1	0	0	-2	144
0	1	1	1	0	1	-1.5	140
0	1	1	1	1	0	-1	136
0	1	1	1	1	1	-0.5	133
1	0	0	0	0	0	0	129
1	0	0	0	0	1	0.5	125
1	0	0	0	1	0	1	122
1	0	0	0	1	1	1.5	118
1	0	0	1	0	0	2	114
1	0	0	1	0	1	2.5	111
1	0	0	1	1	0	3	107
1	0	0	1	1	1	3.5	103
1	0	1	0	0	0	4	100
1	0	1	0	0	1	4.5	96
1	0	1	0	1	0	5	93
1	0	1	0	1	1	5.5	89
1	0	1	1	0	0	6	86
1	0	1	1	0	1	6.5	83
1	0	1	1	1	0	7	80
1	0	1	1	1	1	7.5	77
1	1	0	0	0	0	8	73
1	1	0	0	0	1	8.5	70
1	1	0	0	1	0	9	68
1	1	0	0	1	1	9.5	65
1	1	0	1	0	0	10	62
1	1	0	1	0	1	10.5	59
1	1	0	1	1	0	11	57

$$\begin{split} \text{NOTE:} \quad & \text{R}_{\text{IN}}(\text{k}\Omega,\text{typical}) = \frac{258}{1\,+\,10^{(\,\text{GAIN}/20)}} \\ & \text{The PCM1850/1851 becaumes mute for PG[5:0] values other than those listed.} \end{split}$$



SERIAL AUDIO DATA INTERFACE

The PCM1850/1851 interfaces with the audio system through BCK (pin 2), LRCK (pin 1), and DOUT (pin 3).

Interface Mode

The PCM1850/1851 supports both master and slave modes as interface modes, and they are selected by mode control via the serial port as shown in Table 4.

In master mode, the PCM1850/1851 provides the timing for serial audio data communications between the PCM1850/1851 and the digital audio processor or external circuit. While in slave mode, the PCM1850/1851 receives the timing for data transfer from an external controller.

MD1	MD0	INTERFACE MODE
0	0	Slave mode (256 $f_S,384$ $f_S,512$ $f_S,768$ $f_S)$ (default)
0	1	Master mode (256 f _S)
1	0	Master mode (384 f _S)
1	1	Master mode (512 f _S)

Table 4. Interface Mode

Master Mode

In master mode, BCK and LRCK work as output pins, and these pins are controlled by timing which is generated in the clock and timing control circuit of the PCM1850/1851. The frequency of BCK is fixed at $64 \times$ LRCK. A 768-f_S system clock is not available in master mode.

Slave Mode

In slave mode, BCK and LRCK work as input pins. The PCM1850/1851 accepts the 64 BCK/LRCK or 48 BCK/LRCK (only for 384 f_S SCKI) format. A 768- f_S system clock is not available for f_S = 88.2 kHz and 96 kHz in slave mode.

Data Format

The PCM1850/1851 supports four audio data formats in both master and slave modes, and they are selected by mode control via the serial port as shown in Table 5. Figure 23 illustrates the data formats in both slave and master modes.

FORMAT NO.	FMT2	FMT1	FMT0	FORMAT
0	1	0	1	Left-justified, 24-bit
1	1	0	0	I ² S, 24-bit, (default)
2	0	0	0	Right-justified, 24-bit
3	0	1	1	Right-justified, 16-bit

Table 5. Data Format

SLES108 - MARCH 2004



FORMAT 0: FMT[2:0] = 101b



FORMAT 1: FMT[2:0] = 100b



FORMAT 2: FMT[2:0] = 000b

24-Bit, MSB-First, Right-Justified



FORMAT 3: FMT[2:0] = 011b



Figure 23. Audio Data Format

(LRCK, BCK Work as Inputs in Slave Mode and Outputs in Master Mode)



Interface Timing

Figure 24 and Figure 25 illustrate the interface timing in slave and master modes, respectively.



SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
t _(BCKP)	BCK period	150			ns
t _(BCKH)	BCK pulse duration, HIGH	60			ns
t _(BCKL)	BCK pulse duration, LOW	60			ns
t _(LRSU)	LRCK setup time to BCK rising edge	20			ns
t _(LRHD)	LRCK hold time to BCK rising edge	20			ns
t _(LRCP)	LRCK period	10			μs
t _(CKDO)	Delay time, BCK falling edge to DOUT valid	-10		20	ns
t _(LRDO)	Delay time, LRCK edge to DOUT valid	-10		20	ns
t _r	Rise time of all signals			10	ns
t _f	Fall time of all signals			10	ns

NOTE: Timing measurement reference level is $(V_{IH} + V_{IL}) / 2$. Rise and fall times are measured from 10% to 90% of IN/OUT signal swing. Load capacitance of DOUT is 20 pF.

Figure 24. Audio Data Interface Timing (Slave Mode: LRCK, BCK Work as Inputs)

PCM1850 PCM1851

SLES108 - MARCH 2004



t(LRCP) Þ LRCK $0.5 V_{DD}$ ╉ t(BCKL) ◄ ◄ t_(BCKH) - t_(CKLR) ➔ 0.5 V_{DD} вск t_(BCKP) ◄ — t_(СКDO) – t_(LRDO) ► M ► 0.5 V_{DD} DOUT

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
t _(BCKP)	BCK period	150	1/(64 f _S)	1000	ns
t(BCKH)	BCK pulse duration, HIGH	60	0.5 t _(BCKP)	400	ns
t(BCKL)	BCK pulse duration, LOW	60	0.5 t _(BCKP)	400	ns
t(CKLR)	Delay time, BCK falling edge to LRCK valid	-10	. ,	20	ns
t _(LRCP)	LRCK period	10	1/f _S	60	μs
t(CKDO)	Delay time, BCK falling edge to DOUT valid	-10		20	ns
t _(LRDO)	Delay time, LRCK edge to DOUT valid	-10		20	ns
t _r	Rise time of all signals			10	ns
t _f	Fall time of all signals			10	ns
NOTE: Timi	ng measurement reference level is $(V_{III} + V_{II})/2$.	Rise and	fall times are n	neasured	from 10%

Timing measurement reference level is (v_{IH} + v_{IL}) / 2. Hise and fail times are measure to 90% of IN/OUT signal swing. Load capacitance of all signals is 20 pF.

Figure 25. Audio Data Interface Timing (Master Mode: LRCK, BCK Work as Outputs)



SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM

In slave mode, the PCM1850/1851 operates under LRCK, synchronized with system clock SCKI. The PCM1850/1851 does not need a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than ± 6 BCKs for 64 BCKs/frame (± 5 BCKs for 48 BCKs/frame) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1/f_S and digital output is forced into the BPZ code until resynchronization between LRCK and SCKI is completed.

In the case of changes less than ±5 BCKs for 64 BCKs/frame (±4BCKs for 48BCK/frame), resynchronization with simultaneous discontinuity in the digital output does not occur.

Figure 26 illustrates the digital output response for loss of synchronization and resynchronization. During undefined data, the PCM1850/1851 might generate some noise in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal creates a discontinuity of data in the digital output, which could generate some noise in the audio signal.

It is recommended to set RST (pin 10) to LOW to get stable analog performance when the sampling rate, interface mode, or data format is changed.



Figure 26. ADC Digital Output for Loss of Synchronization and Resynchronization

Power-Down Control

RST(pin 10) controls the entire ADC operation. During reset mode, the supply current of the analog section is shut off and the digital section is initialized. DOUT (pin 3) is also disabled. Halting SCKI, BCK, and LRCK is recommended to minimize power dissipation.

RST	POWER-DOWN MODE
LOW	Reset and power-down modes
HIGH	Normal operation mode

Overflow Flag Output

The PCM1850/1851 has an output flag (pin 4) that indicates when overflow occurs in the L-channel or R-channel, and this flag remains HIGH at least during the 8192/f_S time for a momentary overflow occurrence.



HPF Bypass Control

The built-in HPF function for dc component rejection can be bypassed via the serial port. In bypass mode, the dc component of the analog input signal, the internal dc offset, etc., are converted and included in the digital output data.

BYP	HPF (HIGH-PASS FILTER) MODE
0	Normal (no dc component on DOUT) mode (default)
1	Bypass (dc component on DOUT) mode

System Reset Control

The system reset control is used to resynchronize the system via the serial port when the system clock frequency, interface mode, and data format are changed. Change them while SRST = LOW. If they are changed during normal operation, analog performance can be degraded.

SRST	SYSTEM RESET					
0	Resynchronization					
1	Normal operation (default)					

Mode Register Reset Control

The MRST bit is used to reset the mode control register to its default settings via the serial port.

MRST	MODE REGISTER RESET
0	Set default value
1	Normal operation (default)

SPI SERIAL CONTROL PORT FOR MODE CONTROL (PCM1850)

The user-programmable built-in functions of the PCM1850 can be controlled through a serial control port with the SPI format. All operations for the serial control port use 16-bit data words. Figure 27 shows the control data word format. The most significant bit must be set to 0. There are seven bits, labeled IDX[6:0], that set the register index (or address) for write operations. The least significant eight bits, D[7:0], contain the data to be written to the register specified by IDX[6:0].

Figure 28 shows the functional timing diagram for writing to the serial control port. MS (pin 30) is held at a logic 1 state until a register needs to be written. To start the register write cycle, MS is set to logic 0. Sixteen clocks are then provided on MC (pin 31), corresponding to the 16 bits of the control data word on MD (pin 32). After the sixteenth clock cycle has completed, the data is latched into the indexed mode control register in the write operation. To write the next data word, MS must be set to 1 once.





CONTROL INTERFACE TIMING REQUIREMENTS (PCM1850)

Figure 29 shows a detailed timing diagram for the serial control interface of the PCM1850. These timing parameters are critical for proper control port operation.



SYMBOL	PARAMETERS	MIN	MAX	UNITS
t _(MCY)	MC pulse cycle time	100		ns
t _(MCL)	MC LOW level time	40		ns
t(MCH)	MC HIGH level time	40		ns
t _(MHH)	MS HIGH level time	80		ns
t _(MSS)	MS falling edge to MC rising edge	15		ns
t _(MSH)	MS hold time ⁽¹⁾	15		ns
t _(MDH)	MD hold time	15		ns
t _(MDS)	MD setup time	15		ns

⁽¹⁾ MC rising edge for LSB to MS rising edge.

Figure 29. PCM1850 Control Interface Timing

I²C SERIAL CONTROL PORT FOR MODE CONTROL (PCM1851)

The user-programmable built-in function of the PCM1851 can be controlled through the I^2 C-format serial control port, SDA (pin 32) and SCL (pin 31). The PCM1851 supports the I^2 C serial bus and the data transmission protocol for standard mode as a slave device. This protocol is explained in the I^2 C specification 2.0.

Slave Address

MSB							LSB
1	0	0	1	0	1	ADR	R/nW

The PCM1851 has 7 bits for its own slave address. The first six bits (MSBs) of the slave address are factory preset to 100101. The last bit of the address byte is the device select bit, which can be user-defined by the ADR pin (pin 30). A maximum of two PCM1851s can be connected on the same bus at one time. Each PCM1851 responds when it receives its own slave address.

PCM1850 PCM1851



SLES108 - MARCH 2004

Packet Protocol

A master device must control packet protocol, which consists of start condition, slave address with read/write bit, data if write or acknowledgement if read, and stop condition. The PCM1851 supports only slave receivers, so the R/W bit must be set to 0.



St: Start Condition Sp: Stop Condition

S: Slave Device

W: Write

Figure 30. Basic I²C Framework

Write Operation

The PCM1851 has only the write mode. A master can write to any PCM1851 registers using single or multiple accesses. The master sends a PCM1851 slave address with a write bit, a register address, and the data. If multiple access is required, the address is that of the starting register, followed by the data to be transferred. When the data are received properly, the index register is incremented by 1 automatically. When the index register reaches 33h, the next value is 31h. When undefined registers are accessed, the PCM1851 does not send an acknowledgement. Figure 31 is a diagram of the write operation. The register address and the write data are 8 bits and MSB-first format.

Data Type St Slave Address W ACK Reg Address ACK Write Data 1 ACK Write Data 2 ACK ACK	Transmitter	М	М	М	S	М	S	М	S	М	S	S	М
	Data Type	St	Slave Address	W	ACK	Reg Address	ACK	Write Data 1	ACK	Write Data 2	ACK	ACK	Sp

M: Master Device St: Start Condition

ACK: Acknowledge Sp: Stop Condition

Figure 31. Framework for Write Operation





SYMBOL	PARAMETER	MIN	MAX	UNIT
f _(SCL)	SCL clock frequency		100	kHz
t _(BUF)	Bus free time between STOP and START condition	4.7		μs
t _(LOW)	Low period of the SCL clock	4.7		μs
t _(HI)	High period of the SCL clock	4		μs
t _(RS-SU)	Setup time for START/repeated START condition	4.7		μs
t _(S-HD) t _(RS-HD)	Hold time for START/repeated START condition	4		μs
t _(D-SU)	Data setup time	250		ns
t _(D-HD)	Data hold time	0	900	ns
t _(SCL-R)	Rise time of SCL signal	20 + 0.1C _B	1000	ns
t _(SCL-F)	Fall time of SCL signal	20 + 0.1C _B	1000	ns
t _(SDA-R)	Rise time of SDA signal	20 + 0.1C _B	1000	ns
t _(SDA-F)	Fall time of SDA signal	20 + 0.1C _B	1000	ns
t _(P-SU)	Setup time for STOP condition	4		μs
CB	Capacitive load for SDA and SCL line		400	pF
V _{NH}	Noise margin at HIGH level for each connected device (including hysteresis)	0.2 V _{DD}		V

Figure 32. PCM1851 Control Interface Timing Requirements

TEXAS INSTRUMENTS www.ti.com

SLES108 - MARCH 2004

MODE CONTROL REGISTERS

User-Programmable Mode Control Functions

The PCM1850/1851 has several user-programmable functions which are accessed via control registers. The registers are programmed using the serial control port which is discussed in the *SPI Serial Control Port for Mode Control (PCM1850)* and *I*²*C Serial Control Port for Mode Control (PCM1851)* sections of this data sheet. Table 6 lists the available mode control functions, along with their reset default conditions and associated register index.

Register Map

The mode control register map is shown in Table 7. Each register includes an index (or address) indicated by the IDX[6:0] bits B[14:8].

FUNCTION	RESET DEFAULT	REGISTER	BIT(S)
Mode register reset	Normal operation	31	MRST
PGA gain control	–11 dB	31	PG[5:0]
Multiplexer input channel control	Channel 1	32	CH[2:0]
HPF bypass control	HPF enable	33	BYP
System reset	Normal operation	33	SRST
Audio interface mode control	Slave	33	MD[1:0]
Audio interface format control	l ² S	33	FMT[2:0]

Table 6. User-Programmable Mode Control Functions

Table 7. Mode Control Register Map

HEX	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 31	0	0	1	1	0	0	0	1	RSV	MRST	PG5	PG4	PG3	PG2	PG1	PG0
Register 32	0	0	1	1	0	0	1	0	RSV	RSV	RSV	RSV	RSV	CH2	CH1	CH0
Register 33	0	0	1	1	0	0	1	1	BYP	SRST	RSV	MD1	MD0	FMT2	FMT1	FMT0

NOTE: RSV bit must be always written as 0. No values can be written in address 30h.



TYPICAL CIRCUIT CONNECTION DIAGRAM

The following figure illustrates a typical circuit connection diagram for six stereo inputs and an analog monitor.



⁽¹⁾ PCM1850 (PCM1851)

NOTE: C1, C2: 0.1-µF ceramic and 10-µF electrolytic capacitors are recommended, depending on layout and power supply.

C₃, C₄, C₅: 0.1-µF ceramic and 10-µF electrolytic capacitors are recommended.

 $C_6 - C_{17}$: A 0.33- μ F capacitor gives a 2.9-Hz ($\tau = 0.33 \mu$ F × 169 k Ω) typical cutoff frequency at the HPF input in normal operation, and it requires power-on settling time with a 56-ms time constant in the power-on initialization period. Cutoff frequency and time constant depend on PGA gain. Cutoff frequency varies from 2.4 Hz to 8.5 Hz for 0.33 μ F. Dc-coupled input is inhibited for the analog input, V_{IN}L[1:6] and V_{IN}R[1:6].

 C_{18} - C_{19} : A 2.2- μ F capacitor with a 10- $k\Omega$ load gives a 7.2-Hz cutoff frequency.

TEXAS INSTRUMENTS www.ti.com

BOARD DESIGN AND LAYOUT CONSIDERATIONS

V_{CC}, V_{DD} Pins

The digital and analog power supply lines to the PCM1850/1851 must be bypassed to the corresponding ground pins with 0.1- μ F ceramic and 10- μ F electrolytic capacitors as close to the pins as possible to maximize the dynamic performance of the ADC.

AGND, DGND Pins

To maximize the dynamic performance of the PCM1850/1851, the analog and digital grounds are not connected internally. These grounds must have low impedance to avoid digital noise feeding back into the analog ground. Therefore, they should be connected directly to each other under the parts to reduce the potential of a noise problem.

V_{IN}L[1:6], V_{IN}R[1:6] Pins

A 0.33- μ F capacitor is recommended as the ac-coupling capacitor, which gives a 2.4- to 8.5-Hz cutoff frequency. If higher full-scale input voltage is required, it can be adjusted by adding only one series resistor to each V_{IN}xx pin, but a signal source resistance less than 1 k Ω is recommended for these pins in order to keep accuracy of the gain control command and to maintain crosstalk performance.

MOUTL, MOUTR Pins

An ac-coupled light load is recommended; a 2.2- μ F capacitor with a 10-k Ω load gives a 7.2-Hz cutoff frequency.

V_{REF}1, V_{REF}2, V_{REF}S Pins

Between $V_{REF}1$ and AGND, $V_{REF}2$ and AGND, and $V_{REF}S$ and AGND, 0.1- μ F ceramic and 10- μ F electrolytic capacitors are recommended to ensure low source impedance of the ADC references. These capacitors should be located as close as possible to the $V_{REF}1$, $V_{REF}2$, and $V_{REF}S$ pins to reduce dynamic errors on the ADC references. The differential voltage between $V_{REF}2$ and AGND sets the analog input full-scale range.

BCK and LRCK Pins (in Master Mode), DOUT Pin

These pins have enough load driving capability. However, if the output line is long, locating a buffer near the PCM1850/1851 and minimizing load capacitance is recommended in order to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

System Clock

Because the PCM1850/1851 operates based on a system clock, the quality of the system clock can influence dynamic performance. Therefore, it is recommended to consider the system clock duty, jitter, and the time difference between the system clock transition and the BCK or LRCK transition in slave mode.

MECHANICAL DATA

MPQF112 - NOVEMBER 2001



- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated