

Click [here](https://www.maximintegrated.com/en/storefront/storefront.html) to ask an associate for production status of specific part numbers. **MAX77734 Ultra-Low Power Tiny PMIC with Power Path Charger for Small Li+ and 150mA LDO**

General Description

The MAX77734 is a tiny PMIC for applications where size and simplicity are critical. The IC integrates a linear-mode Li+ battery charger, low-dropout linear regulator (LDO), analog multiplexer, and dual-channel current sink driver.

The charger is designed for small-battery systems that require accurate termination as low as 0.375mA. The circuit can instantly regulate the system voltage when an input source is connected even if the battery is depleted.

The 150mA LDO's output is programmable between 0.8V and 3.975V with 1^2C . The analog MUX enables an external ADC to perform conversions on battery V&I signals for power monitoring. The current sinks are capable of sinking 12.8mA each and can be programmed for LEDs to blink in custom patterns.

The MAX77734 is available in a 20-bump, 0.4mm pitch, wafer-level package (WLP).

Applications

- Hearables: Headsets, Headphones, Earbuds
- **Fitness Bands and other Bluetooth Wearables**
- Action Cameras, Wearable/Body Cameras
- Low-Power Internet of Things (IoT) Gadgets

Benefits and Features

- Extends Battery Life
	- 200nA Factory-Ship Mode for Long Shelf Life
	- 500nA Shutdown Current
	- 4.5μA Quiescent Current with LDO Enabled
	- Charger Allows Battery to Relax after Charging
- Linear Charger Optimized for Small Battery Size
	- 7.5mA to 300mA Fast-Charge Current
	- Battery Regulation Voltage from 3.6V to 4.6V
	- Accurate Termination Current as low as 0.375mA
	- Instant-On Functionality provided by Maxim's Smart Power SelectorTM
	- JEITA Battery Temperature Monitors for Safe Charging
- Highly Integrated
	- 150mA LDO with Power-OK Output
	- Dual-Channel Current Sink for LEDs
	- Analog Multiplexer for Power Monitoring
	- Watchdog Timer
	- On-Key Input for LDO Enable and Manual Reset
- Small Size
	- 2.23mm x 1.97mm (0.5mm max height) WLP
	- 20-Bump, 0.4mm Pitch, 4 x 5 Array

Smart Power Selector is a trademark of Maxim Integrated Products, Inc.

[Ordering Information](#page-70-0) appears at end of datasheet. 19-100062; Rev 6; 4/23

© 2023 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2023 Analog Devices, Inc. All rights reserved.

MAX77734

Ultra-Low Power Tiny PMIC with Power Path Charger for Small Li+ and 150mA LDO

TABLE OF CONTENTS

TABLE OF CONTENTS (CONTINUED)

TABLE OF CONTENTS (CONTINUED)

LIST OF FIGURES

LIST OF TABLES

Absolute Maximum Ratings

Note 1: V_{CCINT} V_{CCINT} V_{CCINT} is internally connected to either BATT or V_L . Refer to *nENLDO Pullup Resistors to* V_{CCINT} V_{CCINT} V_{CCINT} *(V_{CC} Internal)</sub> section.*

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

20WLP

For the latest package outline information and land patterns (footprints), go to *www.maximintegrated.com/packages*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *[www.maximintegrated.com/](http://www.maximintegrated.com/thermal-tutorial) [thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)*.

Electrical Characteristics

(V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V, V_{IO} = 1.8V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range ($T_A = -40^{\circ}C$ to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Electrical Characteristics (continued)

Electrical Characteristics (continued)

(V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V, V_{IO} = 1.8V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Electrical Characteristics—Smart Power Selector Charger

Electrical Characteristics—Smart Power Selector Charger (continued)

Electrical Characteristics—Smart Power Selector Charger (continued)

Electrical Characteristics—Smart Power Selector Charger (continued)

(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Electrical Characteristics—Adjustable Thermistor Temperature Monitors

Electrical Characteristics—Adjustable Thermistor Temperature Monitors (continued)

(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Electrical Characteristics—Analog Multiplexer

Electrical Characteristics—Analog Multiplexer (continued)

(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Electrical Characteristics—Linear Regulator

Electrical Characteristics—Linear Regulator (continued)

Electrical Characteristics—Linear Regulator (continued)

(V_{SYS} = V_{INLDO} = 3.7V, C_{SYS} = 22µF, C_{LDO} = 2.2µF, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Electrical Characteristics—Dual-Channel Current Sink Driver

Electrical Characteristics—Dual-Channel Current Sink Driver (continued)

(V_{SYS} = 3.7V, V_{SNKx} = 0.2V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Electrical Characteristics—I2C Serial Interface

Electrical Characteristics—I2C Serial Interface (continued)

(V_{SYS} = 3.7V, V_{IO} = 1.8V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

Note 2: See the *[nENLDO Pullup Resistors to](#page-29-0) V_{[CCINT](#page-29-0)} (V_{[CC](#page-29-0)} Internal)* section of the data sheet.

Note 3: Digitally debounced for two consecutive 100μs clock periods. Typical debounce time is at least 200μs and up to 300μs due to synchronization to the digital clock.

Note 4: This is the amount of additional debounce time required to exit factory-ship mode (250ms, typ additional time).

Note 5: For stability, guaranteed by design and not production tested.

Note 6: The dropout voltage is the difference between the input voltage and the output voltage when the input voltage is within the valid input voltage range, but below the output voltage setpoint. For example, if the output voltage setpoint is 1.85V, the input voltage is 1.7V, and the actual output voltage is 1.65V, then the dropout voltage is 50mV (V_{DO} = V_{INLDO} - V_{LDO}).

Note 7: The "Maximum Output Current" is guaranteed by the "Output Voltage Accuracy" tests.

Note 8: Design guidance only. Not production tested.

Typical Operating Characteristics

(*Typical Application Circuit*, V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V, V_{IO} = 1.8V, T_A = +25°C, unless otherwise noted.)

Typical Operating Characteristics (continued)

(*Typical Application Circuit*, V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V, V_{IO} = 1.8V, T_A = +25°C, unless otherwise noted.)

Pin Configuration

MAX77734

Pin Description

Pin Description (continued)

Simplified Block Diagram

MAX77734

Detailed Description

The MAX77734 is a tiny power-management integrated circuit (PMIC) that integrates the following:

- Instant-on linear-mode lithium-ion/lithium-polymer (Li+) battery charger optimized for small battery cells (see *[Detailed](#page-32-0) [Description-Smart Power Selector Charger](#page-32-0)*)
- NTC thermistor monitor for automatic JEITA safe-charging (see *[Detailed Description-Adjustable Thermistor](#page-39-0) [Temperature Monitors](#page-39-0)*)
- Analog Multiplexer (MUX) which enables an external ADC to monitor power (see *[Detailed Description-Analog](#page-43-1) [Multiplexer](#page-43-1)*)
- 150mA linear regulator (see *[Detailed Description-Linear Regulator](#page-45-1)*)
- Dual-channel current sinks with individual pattern control (see *[Detailed Description-Dual-Channel Current Sink Driver](#page-49-0)*)

The ICs internal top-level digital logic is described in the *[On/Off Controller](#page-23-1)* section of the datasheet. The IC is fully configurable through I2C (see the *Register Map* and *[Detailed Description-I](#page-50-0) [2](#page-50-0)C Serial Interface*). The active-low nENLDO input can be used to wake-up the LDO using an external on-key. See *[Hardware Enable \(nENLDO](#page-28-0))*.

A low- I_O (0.2µA typ) factory-ship mode can be entered to isolate the battery node (BATT) from the system (SYS) to prevent slow cell discharge due to a high combined shutdown current of all external SYS loads (see *[Factory-Ship Mode](#page-27-0) [State](#page-27-0)*).

A watchdog timer can be enabled through I2C (or factory-enabled and locked) to provide supervisory reset in the event that serial activity from the host controller suddenly stops (see *[Watchdog Timer](#page-30-0)*).

Additionally, a SYS voltage supervisory function is accomplished by the undervoltage (UVLO), overvoltage (OVLO), and power-on reset (POR) comparators.

On/Off Controller

The IC top-level on/off controller uses a synchronous digital state machine with a 100μs clock. Asynchronous inputs to the state machine can take up to 100μs to take effect due to clock synchronization.

The state machine is drawn in [Figure 1](#page-24-0) and [Figure 2.](#page-26-0) State transition conditions are listed in [Table 1](#page-24-1).

Figure 1. On/Off Controller State Machine

Table 1. On/Off Controller Transitions List

Table 1. On/Off Controller Transitions List (continued)

The on/off controller operates on internally latched signals which are decoded in [Table 2](#page-26-1).

Table 2. On/Off Controller Internal Signals

The state machine places a higher priority on events that cause shutdown versus events that cause power-on. In other words, moving the IC to a *lower-power* state is prioritized over moving the IC to a *higher-power* state. When two transitions are true at the same time, the state machine prioritizes action according to [Table 3.](#page-27-4)

Table 3. On/Off Controller State Transition Priority

Factory-Ship Mode State

Factory-ship mode internally disconnects the battery (BATT) from the system (SYS). The battery does not power the system in this mode. Use this mode to preserve battery life if external circuits on SYS cause the battery to leak.

Write SFT_CTRL[1:0] = 0b11 using ${}^{12}C$ to enter factory-ship mode. The IC responds in two different ways depending on the state of the charger input (CHGIN):

- If CHGIN is valid (CHGIN_DTLS[1:0] = 0b11) while SFT_CTRL[1:0] = 0b11, then the IC enters factory-ship mode (internally disconnects BATT from SYS) but SYS is still powered from CHGIN (regulating to V_{SYS-REG}). SYS decays to 0V when CHGIN is disconnected.
- \bullet If CHGIN is invalid (CHG_DTLS[1:0] ≠ 0b11) while SFT_CTRL[1:0] = 0b11, then the IC enters factory-ship mode and SYS decays to 0V.

Factory-ship mode causes many configuration registers to reset (SYSRST). Consult the *Register Map* section of the data sheet for details. I²C reads and writes can not happen in factory-ship mode.

Factory-ship mode only exits after SYS decays below approximately 1.8V. Once this condition is met, there are two ways to exit factory-ship mode:

- Apply a valid DC source at CHGIN for t_{CHGIN-DB} (120ms typical). Factory-ship mode is unlatched (exited) when the charger input becomes valid from a previously invalid state (CHGIN_DTLS[1:0] = 0b00 \rightarrow 0b11).
- Assert nENLDO for $t_{FSM-EXDB}$ (250ms typical) + $t_{DBNC-nENLDO}$ (0.2ms or 30ms typical).

Furthermore, this state is unlatched if power is removed from the IC (BATT voltage falls below approximately 1.8V). In all exit cases, the Smart Power Selector controls the interaction between BATT and SYS until factory-ship mode is entered again (see *[Smart Power Selector](#page-33-0)*).

Shutdown (Bias Off) State

The on/off controller is in shutdown (bias off) state when no resources are enabled and CHGIN is invalid. I2C is still active as long as V_{10} is valid.

The device shuts down when V_{SYS} becomes invalid (< V_{SYSUVLO} or > V_{SYSOVLO}) or the junction temperature exceeds approximately 165°C (T_{OTL}). Manual reset (MAN_RST), watchdog timer expiration (WDT_EXP), or software power-off request (SFT_CTRL[1:0] = 0b10) also causes shutdown.

The IC exits shutdown when transition 4 in $Table 1$ is true.

Standby (Bias On) State

Standby state is a transitional state used to activate the IC's central bias supply before a resource is allowed to operate. Bias activation is automatically managed by the on/off controller.

Resource On State

The IC is in resource on state when at least one resource is enabled:

- CHGIN is valid (CHGIN $DTLS[1:0] = 0b11$) indicating the charger resource is ready to be enabled through CHG EN
- The analog multiplexer output buffer is being used (MUX_SEL[3:0] \neq 0b0000)
- The LDO is enabled
- At least one of the current sinks is activated (EN_SNK_MSTR = 1 and SNK_FS1/2 \neq 0b00)

The wake flags in $Table 2$ also cause the on/off controller to enter this state.

Hardware Enable (nENLDO)

nENLDO is an active-low, internally debounced digital input with internal pullup resistors. nENLDO's input signal typically comes from a physical on-key. Asserting nENLDO sets LDO_WAKE (see [Table 2](#page-26-1)). This input is also used to exit factoryship mode (see *[Factory-Ship Mode State](#page-27-0)*).

The debounce time is programmable with DB_nENLDO to either 200µs or 30ms. Both rising and falling edges are debounced. Maskable rising and falling interrupts (nENLDO_R and nENLDO_F) are available to signal a change in nENLDO's status. The debounced status of this input is continuously mirrored by the STAT_ENLDO bit. Consult the *Register Map* for more details.

Manual Reset

Asserting nENLDO for an extended period of time causes the IC to shutdown (MAN_RST = 1).

If nENLDO is continuously asserted for t_{MRT} (8 or 16 seconds depending on T_MRST bit), then the on/off controller shuts down the IC and resets configuration registers (SYSRST). The default value of T_MRST can be factoryprogrammed. See the *Register Map* for additional details.

The manual reset function is useful for forcing a register reset and power-down in case communication with the host controller fails. End-applications frequently call this a "hard reset".

The manual reset timer counts differently based on the type of on-key (push-button or slide-switch). See *[Push-Button vs.](#page-28-2) [Slide-Switch Functionality](#page-28-2)*.

Push-Button vs. Slide-Switch Functionality

The nENLDO manual reset ("hard-reset") can be configured to work with a push-button switch or a slide-switch using the nENLDO_MODE bit.

Use nENLDO MODE = 0 for normally-open, momentary, and push-buttons. In this mode, the manual reset timer counts t_{MRST} while nENLDO is low (a long button press and hold).

Use nENLDO MODE = 1 for persistent slide-switches. In this mode, the manual reset timer counts t_{MRST} while nENLDO is high (switch in off position). If the host controller fails to issue a software shutdown command in t_{MRST} after nENLDO goes high, then the on/off controller automatically causes a register reset and shutdown.

The default value of nENLDO MODE is factory-programmable. Figure 3 shows a visual example of how $nENLDO$ MODE changes how t_{MRST} is counted.

Figure 3. nENLDO Dual-Functionality Timing Diagram

nENLDO Pullup Resistors to V_{CCINT} (V_{CC} Internal)

V_{CCINT} is an always-on internal voltage domain. The nENLDO logic thresholds are referenced to V_{CCINT}. There are internal pullup resistors between nENLDO and V_{CClNT} (R_{nEN-PU}). See [Figure 4.](#page-29-3) The pullup strength can be modified with the PU_DIS bit. While PU_DIS = 0, the pullup value is approximately 200kΩ (typ). While PU_DIS = 1, the pullup value is 10MΩ (typ).

 V_{CCINT} is defined by the following conditions:

- If CHGIN is valid (CHGIN_DTLS[1:0] = 0b11) and not USB suspended (USBS = 0), then V_{CCINT} equals V_L (3V typ).
- If CHGIN is invalid (CHGIN DTLS[1:0] \neq 0b11) or CHGIN is valid but USB suspended (USBS = 1) then V_{CCINT} equals VBATT.

Applications using a slide-switch on-key connected to nENLDO can optimize quiescent current consumption by changing pullup strength to 10MΩ by setting PU_DIS to 1. This is because a slide-switch in the "on position" connects nENLDO to ground and creates a path for BATT to leak (since $V_{CClNT} = V_{BAT}$ while CHGIN is not present). Applications using normally-open, momentary, and push-button on-keys (as shown in [Figure 4\)](#page-29-3) do not create this leakage path and should use the stronger 200k Ω pullup option (PU_DIS = 0).

Figure 4. nENLDO Pullup Resistor Configuration

Power Mode

The MAX77734 can be placed in a lower-power state to further reduce quiescent current by setting CNFG_GLBL.BIAS_LPM = 1. While in low-power mode, the internal bias is sampled-and-held (S/H), and several internal reference voltages are sampled-and-held.

Blocks whose references are sampled:

- LDO reference
- UVLO/OVLO comparator references
- Current sink driver references

Note that the LDO has its own low-power mode. For more details, see the *[LDO Power Mode \(PMLDO\)](#page-46-0)* section.

Interrupts (nIRQ)

nIRQ is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in the ICs status. See the *Register Map* for a full list of available status and interrupt bits.

A pullup resistor to a voltage less than or equal to V_{SYS} is required for this node. nIRQ is the logical *NOR* of all unmasked interrupt bits in the ICs register map.

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow nIRQ to assert.

Watchdog Timer

The IC features a watchdog timer function for operational safety. If this timer expires without being cleared, then an internal signal called WDT_EXP asserts and the on/off controller causes the IC to enter the shutdown state and resets configuration registers. See the *[On/Off Controller](#page-23-1)* and List of Transitions (transitions 0A and 0C) for more details.

Write WDT_EN = 1 through I²C to enable the timer. The watchdog timer period (t_{WD}) is configurable from 16 to 128 seconds in 4 steps with WDT_PER[1:0]. The default timer period is 128 seconds. The WDT_CLR bit must be set through 1²C periodically (within t_{WD}) to reset the timer and prevent shutdown. Consult the *Register Map* and *Watchdog Timer State Machine* ([Figure 5](#page-30-1))for additional details.

Figure 5. Watchdog Timer State Machine

The timer can be factory-programmed to be enabled by default, disabled by default, or locked from accidental disable. The WDT_LOCK bit is read-only and must be configured at the factory. See [Table 4](#page-30-2) for a full description.

Table 4. Watchdog Timer Factory-Programmed Safety Options

Thermal Alarms and Protection

The IC has thermal alarms to monitor if the junction temperature rises above 80°C (T_{JAL1}) and 100°C (T_{JAL2}). Overtemperature lockout (OTLO) is entered if the junction temperature exceeds T_{OTLO} (approximately 165°C, typ). OTLO causes all resources to turn off immediately. Resources may not enable until the temperature falls below T_{OTL} by approximately 15ºC.

The TJAL1_S and TJAL2_S status bits continuously indicate the junction temperature alarm status. Maskable interrupts are available to signal a change in either of these bits. Consult the *Register Map* for details.

Register Reset Conditions

The IC's registers reset to default values when the corresponding reset condition for each particular bit becomes true. [Table 5](#page-31-3) lists all register reset conditions. See the *Register Map* for a list of every configuration and status bit and the associated reset value and reset condition.

Table 5. Register Reset Conditions

Factory Options

[Table 6](#page-31-4) shows the factory-programmable (OTP) options for the IC. Refer to the *[Ordering Information](#page-70-0)* and *Register Map* for more information about the different default register functions.

Table 6. Factory-Programmed Defaults (OTP Options)

Table 6. Factory-Programmed Defaults (OTP Options) (continued)

Detailed Description—Smart Power Selector Charger

The linear Li+ charger implements power path with Maxim's Smart Power Selector. This allows separate input current limit and battery charge current settings. Batteries charge faster under the supervision of the Smart Power Selector because charge current is independently regulated and not shared with variable system loads. See the *[Smart Power](#page-33-0)* **[Selector](#page-33-0)** section for more information.

The programmable constant-current charge rate (7.5mA to 300mA) supports a wide range of battery capacities. The programmable input current limit (95mA to 475mA) supports a range of charge sources, including USB. The charger's programmable battery regulation voltage range (3.6V–4.6V) supports a wide variety of cell chemistries. Small battery capacities are supported; the charger accurately terminates charging by detecting battery currents as low as 0.375mA.

Additionally, the robust charger input withstands overvoltages up to 28V. To enhance charger safety, an NTC thermistor provides temperature monitoring in accordance with the JEITA recommendations. See the Detailed Description—Adjustable Thermistor Temperature Monitors section for more information.

Charger Symbol Reference Guide

[Table 7](#page-32-2) lists the names and functions of charger-specific signals and if they can be programmed through I²C. Consult the *[Electrical Characteristics](#page-6-3)* and *Register Map* for more information.

Table 7. Charger Quick Symbol Reference Guide

[Figure 6](#page-33-2) indicates the high-level functions of each control circuit within the linear charger.

Figure 6. Charger Simplified Control Loops

Smart Power Selector

The Smart Power Selector seamlessly distributes power from the input (CHGIN) to the battery (BATT) and the system (SYS). The Smart Power Selector basic functions are:

- When the system load current is less than the input current limit, the battery is charged with residual power from the input.
- When a valid input source is connected, the system regulates to $V_{SYS-REG}$ to power system loads regardless of the battery's voltage (instant on).
- When the system load current exceeds the input current limit, the battery provides additional current to the system (supplement mode).
- When the battery is finished charging and an input source is present to power the system, the battery remains disconnected from the system.
- When the battery is connected and there is no input power, the system is powered from the battery.

Input Current Limiter

The input current limiter limits CHGIN current to not exceed I_{CHGIN-LIM} (programmed by ICHGIN_LIM[2:0]). A maskable interrupt (CHGIN_CTRL_I) signals when the input current limit engages. The ICHGIN_LIM_STAT bit reflects the state of the current limiter loop.

The default value of I_{CHGIN-LIM} is factory-programmable to either 95mA or 475mA. The decoding of the ICHGIN_LIM[2:0] bitfield changes depending on the factory-programmed default value (see [Table 8](#page-33-3)). The reset value of this bitfield is always 0b000 regardless of factory option.

Table 8. Input Current Limit Factory Options

Table 8. Input Current Limit Factory Options (continued)

CHGIN is capable of standing off 28V from ground. CHGIN suspends power delivery to the system and battery when VCHGIN exceeds VCHGIN OVP (7.5V, typ). The input circuit also suspends when VCHGIN falls below VCHGIN UVLO minus 500mV of hysteresis (3.5V, typ). While in OVP or UVLO, the charger remains off and the battery provides power to the system.

Power transfer to SYS is delayed by a 120ms debounce timer (t_{CHGIN-DB}) after a valid DC source is connected to CHGIN. SYS does not begin regulating to $V_{SYS-REG}$ until after the timer expires.

The CHGIN_DTLS[1:0] bitfield continuously indicates the state of CHGIN's voltage quality. A maskable interrupt (CHGIN_I) asserts when CHGIN_DTLS[1:0] changes.

Minimum Input Voltage Regulation

In the event of a poor-quality charge source, the minimum input voltage regulation loop works to reduce input current if V_{CHGIN} falls below V_{CHGIN-MIN} (programmed by VCHGIN_MIN[2:0]). This is important because many commonly used charge adapters feature foldback protection mechanisms where the adapter completely shuts off if its output drops too low. The minimum input voltage regulation loop also prevents V_{CHGIN} from dropping below V_{CHGIN} UVLO if the cable between the charge source and the charger's input is long or highly resistive.

The input voltage regulation loop improves performance with current limited adapters. If the charger's input current limit is programmed above the current limit of the given adapter, the input voltage loop allows the input to regulate at the current limit of the adapter. The input voltage regulation loop also allows the charger to perform well with adapters that have poor transient load response times.

A maskable interrupt (CHGIN_CTRL_I) signals when the minimum input voltage regulation loop engages. The state of this loop is reflected by VCHGIN_MIN_STAT.

Minimum System Voltage Regulation

The minimum system voltage regulation loop ensures that the system rail remains close to the programmed SYS regulation voltage (V_{SYS-REG}) regardless of system loading. The loop engages when the combined battery charge current and system load current causes the CHGIN input to current limit at I_{CHGIN-LIM}. When this happens, the minimum system voltage loop reduces charge current in an attempt to keep the input out of current limit, thereby keeping the system voltage above V_{SYS-MIN} (V_{SYS-REG} - 100mV, typ). If this loop reduces battery current to 0 and the system is in need of more current than the input can provide, then the Smart Power Selector overrides the minimum system voltage regulation loop and allows SYS to collapse to BATT for the battery to provide supplement current to the system. The Smart Power Selector automatically reenables the minimum system voltage loop when the supplement event has ended.

A maskable interrupt (SYS_CTRL_I) asserts to signal a change in VSYS_MIN_STAT. This status bit asserts when the minimum system voltage regulation loop is active.

Die Temperature Regulation

If the die temperature exceeds T_{J-REG} (programmed by $T_{J-REG}[2:0]$) the charger attempts to limit the temperature increase by reducing battery charge current. The TJ_REG_STAT bit asserts whenever charge current is reduced due to this loop. The charger's current sourcing capability to SYS remains unaffected when TJ_REG_STAT is high. A maskable interrupt (TJ_REG_I) asserts to signal a change in TJ_REG_STAT. Use the TJ_REG_I interrupt to signal the system processor to reduce loads on SYS to reduce total system temperature.

Charger State Machine

The battery charger follows a strict state-to-state progression to ensure that a battery is charged safely. The status bitfield CHG DTLS[3:0], reflects the charger's current operational state. A maskable interrupt (CHG I) is available to signal a change in CHG_DTLS[3:0].

Figure 7. Charger State Diagram

Charger Off State

The charger is off when CHGIN is invalid, the charger is disabled, or the battery is fresh.

CHGIN is invalid when the CHGIN input is invalid (V_{CHGIN} < V_{CHGIN_UVLO} or V_{CHGIN} > V_{CHGIN_OVP}). While
CHGIN is invalid, the battery is connected to the system. CHGIN voltage quality can be separately monitored by the CHGIN_DTLS[1:0] status bitfield. Refer to the *Register Map* for details.

The charger is disabled when the charger enable bit is 0 (CHG $ER = 0$). The battery is connected or disconnected to the system depending on the validity of V_{CHGIN} while CHG_EN = 0. See the *[Smart Power Selector](#page-33-0)* section.

The battery is fresh when CHGIN is valid and the charger is enabled (CHG_EN = 1) and the battery is not low by VRESTART (VBATT > VFAST-CHG - VRESTART). The battery is disconnected from the system and not charged while the battery is fresh. The charger state machine exits this state and begins charging when the battery becomes low by VRESTART (150mV, typ). This condition is functionally similar to done state. See *[Done State](#page-36-0)* section.

Prequalification State

The prequalification state is intended to assess a low-voltage battery's health by charging at a reduced rate. If the battery voltage is less than the V_{PQ} threshold, the charger is automatically in prequalification. If the cell voltage does not exceed V_{PO} in 30 minutes (t_{PQ}), the charger faults. The prequalification charge rate is a percentage of I_{FAST-CHG} and is programmable with I_PQ. The prequalification voltage threshold (V_{PO}) is programmable through CHG_PQ[2:0].

Fast-Charge States

When the battery voltage is above V_{PQ} , the charger transitions to the fast-charge (CC) state. In this state, the charger delivers a constant current (I_{FAST-CHG}) to the cell. The constant current level is programmable from 7.5mA to 300mA by CHG_CC[5:0].

When the cell voltage reaches V_{FAST-CHG}, the charger state machine transitions to fast-charge (CV). V_{FAST-CHG} is programmable with CHG_CV[5:0] from 3.6V to 4.6V. The charger holds the battery's voltage constant at VFAST-CHG while in the fast-charge (CV) state. As the battery approaches full, the current accepted by the battery reduces. When the charger detects that battery charge current has fallen below I_{TFRM} , the charger state machine enters the top-off state.

A fast-charge safety timer starts when the state machine enters fast-charge (CC) or JEITA-modified fast-charge (CC) from a non-fast-charge state. The timer continues to run through all fast-charge states regardless of JEITA status. The timer length (t_{FC}) is programmable from 3 hours to 7 hours in 2 hour increments with T_FAST_CHG[1:0]. If it is desired to charge without a safety timer, program T_FAST_CHG[1:0] with 0b00 to disable the feature. If the timer expires before the fast-charge states are exited, the charger faults. See the *[Fast-Charge Timer Fault](#page-37-0) State* section for more information.

If the charge current falls below 20% of the programmed value during fast-charge (CC), the safety timer pauses. The timer also pauses for the duration of supplement mode events. The TIME_SUS bit indicates the status of the fast-charge safety timer. Refer to the *Register Map* for more details.

Top-Off State

Top-off state is entered when the battery charge current falls below ITERM during the fast-charge (CV) state. ITERM is a percentage of IFAST-CHG and is programmable through I_TERM[1:0]. While in the top-off state, the battery charger continues to hold the battery's voltage at VFAST-CHG. A programmable top-off timer starts when the charger state machine enters the top-off state. When the timer expires, the charger enters the done state. The top-off timer value (t_{TO}) is programmable from 0 minutes to 35 minutes with T_TOPOFF[2:0]. If it is desired to stop charging as soon as battery current falls below I_{TFRM} , program t_{TO} to 0 minutes.

Done State

The charger enters the done state when the top-off timer expires. The battery remains disconnected from the system during done. The charger restarts if the battery voltage falls more than VRESTART (150mV, typ) below the programmed VFAST-CHG value.

Prequalification Timer Fault State

The prequalification timer fault state is entered when the battery's voltage fails to rise above V_{PQ} in t_{TO} (30 minutes, typ) from when the prequalification state was first entered. If a battery is too deeply discharged, damaged, or internally shorted, the prequalification timer fault state can occur. During the timer fault state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the prequalification timer fault state, toggle the charger enable (CHG_EN) bit or unplug and replug the external voltage source connected to CHGIN.

Fast-Charge Timer Fault State

The charger enters the fast-charge timer fault state if the fast-charge safety timer expires. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the fast-charge timer fault state, toggle the charger enable bit (CHG_EN) or unplug and replug the external voltage source connected to CHGIN.

Battery Temperature Fault State

If the thermistor monitoring circuit reports that the battery is either too hot or too cold to charge (as programmed by THM_HOT[1:0] and THM_COLD[1:0]), the state machine enters the battery temperature fault state. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. This state can only be entered if the thermistor is enabled (THM_EN = 1). Battery temperature fault state has priority over any other fault state, and can be exited when the thermistor is disabled (THM $EN = 0$) or when the battery returns to an acceptable temperature. When this fault state is exited, the state machine returns to the last state it was in before battery temperature fault state was entered.

All active charger timers (fast-charge safety timer, prequalification timer, or top-off timer) are paused in this state. When the charger exits this state, the prequalification timer resumes while the fast-charge safety and top-off

timers reset.

The THM_DTLS[2:0] bitfield reports battery temperature status. See the *[Electrical Characteristics—Adjustable](#page-11-0) [Thermistor Temperature Monitors](#page-11-0)* section and refer to the *Register Map* for more information.

JEITA-Modified States

If the thermistor is enabled (THM_EN = 1), then the charger state machine is allowed to enter the JEITA-modified states. These states are entered if the charger's temperature monitors indicate that the battery temperature is either warm (greater than T_{WARM}) or cool (lesser than T_{COOL}). See the *Electrical Characteristics—Adjustable Thermistor [Temperature Monitors](#page-39-0)* section for more information about setting the temperature thresholds.

The charger's current and voltage parameters change from IFAST-CHG and VFAST-CHG to IFAST-CHG_JEITA and VFAST-CHG_JEITA while in the JEITA-modified states. The JEITA modified parameters can be independently set to lower voltage and current values so that the battery can charge safely over a wide range of ambient temperatures. If the battery temperature returns to normal, or the thermistor is disabled (THM_EN = 0), the charger exits the JEITA-modified states.

Typical Charge Profile

A typical battery charge profile (and state progression) is illustrated in [Figure 8](#page-38-0).

Figure 8. Example Battery Charge Profile

Charger Applications Information

Configuring a Valid System Voltage

The Smart Power Selector begins to regulate SYS to V_{SYS-REG} when CHGIN is connected to a valid source. To ensure the charger's accuracy specified in the *[Electrical Characteristics](#page-6-0)* table, the system voltage must always be programmed at least 200mV above the charger's constant-voltage level (VFAST-CHG). If this condition is not met, then the charger's internal configuration logic forces V_{FAST-CHG} to reduce to satisfy the 200mV requirement. If this happens, the charger asserts the SYS_CNFG_I interrupt to alert the user that a configuration error has been made and that the bits in CHG CV[5:0] have changed to reduce VFAST-CHG.

CHGIN/SYS/BATT Capacitor Selection

Bypass CHGIN to GND with a 4.7μF ceramic capacitor to minimize inductive kick caused by long cables between the DC charge source and the product/IC. Larger values increase decoupling for the linear charger, but increase inrush current from the DC charge source when the product/IC is first connected to a source through a cable/plug. If the DC charging source is an upstream USB device, limit the maximum CHGIN input capacitance based on the appropriate USB specification (i.e., typically no more than 10μF).

Bypass SYS to GND with a 22μF ceramic capacitor. This capacitor is needed to ensure stability of SYS while it is being regulated from CHGIN. Larger values of SYS capacitance increase decoupling for all SYS loads. The effective value of the SYS capacitor must be greater than 4μF and no more than 100μF.

Bypass BATT to GND with a 4.7μF ceramic capacitor. This capacitor is required to ensure stability of the BATT voltage regulation loop. The effective value of the BATT capacitor must be greater than 1μF.

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size

performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

Detailed Description—Adjustable Thermistor Temperature Monitors

Figure 9. Thermistor Logic Functional Diagram

The optional use of a negative temperature coefficient (NTC) thermistor (thermally coupled to the battery) enables the charger to operate safely over the JEITA temperature range. When the thermistor is enabled (THM_EN = 1), the charger continuously monitors the voltage at the THM pin in order to sense the temperature of the battery being charged.

See **Figure 10** for a visual example of the following text:

- If the battery temperature is higher than T_{COO} and lower than T_{WARM} , the battery charges normally with the normal values for V_{FAST-CHG} and I_{FAST-CHG}. The charger state machine does not enter JEITA-modified states while the battery temperature is normal.
- If the battery temperature is either above T_{WARM} but below T_{HOT}, or below T_{COOL} but above T_{COLD}, the battery charges with the JEITA-modified voltage and current values. These modified values, VFAST-CHG JEITA and IFAST-CHG JEITA, are programmable through CHG_CV_JEITA[5:0] and CHG_CC_JEITA[5:0], respectively. These values are independently programmable from the nonmodified V_{FAST-CHG} and I_{FAST-CHG} values and can even be programmed to the same values if an automatic response to a warm or cool battery is not desired. The charger state machine enters JEITA-modified states while the battery temperature is outside of normal.
- If the battery temperature is either above T_{HOT} or below T_{COLD} , the charger follows the JEITA recommendation and pauses charging. The charger state machine enters battery temperature fault state while charging is paused due to

extreme high or low temperatures.

The battery's temperature status is reflected by the THM_DTLS[2:0] status bitfield. A maskable interrupt (THM_I) signals a change in THM_DTLS[2:0]. Refer to the *Register Map* for more information. To completely disable the charger's automatic response to battery temperature, disable the feature by programming THM_EN = 0 .

Figure 10. Safe-Charging Profile Example

The voltage thresholds corresponding to the JEITA temperature thresholds are independently programmable through THM_HOT[1:0], THM_WARM[1:0], THM_COOL[1:0], and THM_COLD[1:0]. Each threshold can be programmed to one of four voltage options spanning 15°C for an NTC beta of 3380K. See the *[Configurable Temperature Thresholds](#page-41-0)* section and refer to the *Register Map* for more information.

Thermistor Bias

An external ADC can optionally perform conversions on the THM and TBIAS pins to measure the battery's temperature. An on-chip analog multiplexer is used to route these nodes to the AMUX pin. The operation of the analog multiplexer does not interfere with the charger's temperature monitoring comparators or the charger's automatic JEITA response. See the *[Detailed Description—Analog Multiplexer](#page-43-0)* section for more information.

The NTC thermistor's bias source (TBIAS) follows the simple operation outlined as follows:

- If CHGIN is valid and the thermistor is enabled (THM_EN = 1), then the thermistor is biased so the charger can automatically respond to battery temperature changes.
- If the analog multiplexer is connecting THM or TBIAS to AMUX, then the thermistor is biased so an external ADC can perform a meaningful temperature conversion.

Figure 11. Thermistor Bias State Diagram

The AMUX pin is a buffered output. The operation of the analog multiplexer and external ADC does not collide with the function of the on-chip temperature monitors. Both functions can be used simultaneously with no ill effect.

Configurable Temperature Thresholds

Temperature thresholds for different NTC thermistor beta values are listed in [Table 9](#page-41-1). The largest possible programmable temperature range can be realized by using an NTC with a beta of 3380K. Using a larger beta compresses the temperature range. The trip voltage thresholds are programmable with the THM_HOT[1:0], THM_WARM[1:0], THM_COOL[1:0], and THM_COLD[1:0] bitfields. All possible programmable trip voltages are listed in [Table 9](#page-41-1).

Table 9. Trip Temperatures vs. Trip Voltages for Different NTC β

These are theoretical values computed by a formula. Refer to the particular NTC's data sheet for more accurate measured data. In all cases, select the value of $R_{B|AS}$ to be equal to the NTC's effective resistance at +25 $^{\circ}$ C.

Thermistor Applications Information

Using Different Thermistor β

If an NTC with a beta larger than 3380K is used and the resulting available programmable temperature range is undesirably small, then two adjusting resistors can be used to expand the temperature range. R_S and R_P can be optionally added to the NTC thermistor circuit (shown in [Figure 12\)](#page-42-0) to expand the range of programmable temperature thresholds.

Figure 12. Thermistor Circuit with Adjusting Series and Parallel Resistors

Select values for R_S and R_P based on the information shown in [Table 10.](#page-42-1)

Table 10. Example RS and RP Correcting Values for NTC β Above 3380K

Table 10. Example RS and RP Correcting Values for NTC β Above 3380K (continued)

NTC Thermistor Selection

Popular NTC thermistor options are listed in [Table 11.](#page-43-1)

Table 11. NTC Thermistors

Detailed Description—Analog Multiplexer

An external ADC can be used to measure the chip's various signals for general functionality or on-the-fly power monitoring. The MUX_SEL[3:0] bitfield controls the internal analog multiplexer responsible for connecting the proper channel to the AMUX pin. Each measurable signal is listed in [Table 12](#page-43-2) with its appropriate multiplexer channel.

The voltage on the AMUX pin is a buffered output that ranges from 0V to V_{FS} (1.25V, typ). The buffer has 50µA of quiescent current consumption and is only active when a channel is selected (MUX SEL[3:0] ≠ 0b0000). Disable the buffer by programming MUX_SEL[3:0] to 0b0000 when not actively converting the voltage on AMUX. The AMUX output is high-impedance while MUX_SEL[3:0] is 0b0000.

[Table 12](#page-43-2) shows how to translate the voltage signal on the AMUX pin to the value of the parameter being measured. See the *[Electrical Characteristics](#page-6-0)* table and refer to the *Register Map* for more details.

Table 12. AMUX Signal Transfer Functions

Table 12. AMUX Signal Transfer Functions (continued)

**AGND pin voltage is accessed through a 100Ω (typ) pulldown resistor.*

Measuring Battery Current

It is possible to sample the current in the BATT pin at any time or in any mode with an external ADC. For improved accuracy, the analog circuitry used for monitoring battery discharge current is different from the circuitry monitoring battery charge current. [Table 13](#page-44-0) outlines how to determine the direction of battery current.

Table 13. Battery Current Direction Decode

Method for Measuring Discharging Current

- Program the multiplexer to switch to the discharge NULL measurement by changing MUX SEL[3:0] to 0b0110. A NULL conversion must always be performed first to cancel offsets.
- Wait the appropriate channel switching time (0.3μs, typ).
- Convert the voltage on the AMUX pin and store as V_{NUII} .
- Program the multiplexer to switch to the battery discharge current measurement by changing MUX_SEL[3:0] to 0b0101. A nonnulling conversion should be done immediately after a NULL conversion.
- Wait the appropriate channel switching time (0.3μs, typ).
- Convert the voltage on AMUX pin and use the following transfer function to determine the discharge current:

*I*BATT(DISCHG) = $\frac{(V_{\text{AMUX}} - V_{\text{NULL}})}{(V_{\text{MAX}} - V_{\text{NULL}})}$ (*V*FS − *V*NULL) × *I*DISCHG − SCALE

VFS is 1.25V typical. IDISCHG-SCALE is programmable through IMON_DISCHG_SCALE[3:0]. The default value is 300mA. If smaller currents are anticipated, then I_{DISCHG-SCALE} can be reduced for improved measurement accuracy.

Method for Measuring Charging Current

- Program the multiplexer to switch to the charge current measurement by changing MUX SEL[3:0] to 0b0100.
- Wait the appropriate channel switching time $(0.3 \mu s, typ)$.
- Convert the voltage on the AMUX pin and use the following transfer function to determine charging current.

$$
I_{\text{BATT(CHG)}} = \frac{V_{\text{AMUX}}}{V_{\text{FS}}} \times I_{\text{FAST - CHG}}
$$

V_{FS} is 1.25V typical. I_{FAST-CHG} the charger's fast-charge constant-current setting and is programmable through CHG_CC[5:0].

Detailed Description—Linear Regulator

The IC integrates a 150mA PMOS low-dropout linear voltage regulator (LDO). Output voltage is programmable through I ²C between 0.8V and 3.975V in 25mV steps using the LDO_VREG[6:0] bitfield. The LDO features a low-IQ (1.5μA, typ) low-power mode which reduces system idle power consumption. The LDO input (INLDO) can be connected directly to SYS or supplied by an external step-down regulator for increased power efficiency. A 100Ω (typ) active-discharge resistor is available to quickly discharge the LDO's output after the regulator has been disabled.

Figure 13. LDO Simplified Block Diagram

LDO Enable Control

Force the LDO on by writing LDO EN[1:0] to 0b01 with I²C. The on/off controller begins the LDO power-up sequence when this bit combination is set.

Disable the LDO (force off) by writing LDO EN[1:0] to 0b00 with I²C. This bit combination causes the LDO power-down sequence to happen.

Setting the bits in LDO_EN[1:0] to 0b10 causes the LDO to activate due to hardware inputs (nENLDO or CHGIN) or

special software commands. This bit combination causes the on/off controller to begin the LDO power-up sequence when:

- nENLDO is asserted for t_{DBNC_nENLDO} (LDO_WAKE internal flag set)
- CHGIN is inserted and debounced valid (CHGIN DTLS $[1:0] = 0b11$)
- Software caused a cold reset (SFT_CTRL[1:0] = 0b01) and the reset actions are finished and LDO_EN[1:0] is factoryprogrammed to 0b10 (SFT_WAKE internal flag set)

The LDO deactivates regardless of LDO_EN[1:0] when any of the following conditions are true:

- SYS undervoltage-lockout
- SYS overvoltage-lockout
- Chip over-temperature lockout
- Software causes a power-off (SFT $CTRL[1:0] = 0b10$)
- Software causes a reset (SFT_CTRL[1:0] = 0b01)
- Software requests factory-ship mode (SFT_CTRL[1:0] = 0b11)
- The watchdog timer is enabled and expires (WDT_EXP internal flag set)
- Manual reset occurs (MAN_RST internal flag set)

Consult the *[On/Off Controller](#page-23-0)* section and [Table 1](#page-24-0) of the data sheet for more details.

The reset value of the bits in LDO_EN[1:0] is factory-programmable. Consult the *[Ordering Information](#page-70-0)* for details.

LDO Power Mode (PMLDO)

Program the LDO PM[1:0] bitfield to 0b00 to configure the LDO in low-power mode. Program 0b01 to configure the LDO for normal mode. Program 0b10 or 0b11 to enable hardware control of the power mode through the PMLDO pin. Code 0b10 enables normal mode when PMLDO is logic-high. Code 0b11 enables normal mode when PMLDO is logic-low. If the MSB of LDO_PM[1:0] is set, then always drive the PMLDO pin to prevent mode chatter. If the MSB is not set, then the PMLDO pin is a *don't care*. See [Table 14](#page-46-0) for a truth table of this behavior.

Table 14. LDO Power Mode Truth Table

The LDO can support loads of 150mA with an $I_{\text{INI DO-O}}$ of 12µA (1.8V_{LDO}) in normal mode. Loads of 5mA with a reduced I_{INLDO-Q} of 1.5μA (1.8V_{LDO}) are supported in low-power mode.

A system similar to the block diagram in [Figure 14](#page-47-0) can dynamically manage the LDO's power mode and minimize I_O consumption. When the low-power microcontroller (U2) disables the dynamic load (U3) then the PMLDO pin is brought low indicating that the LDO goes to low-power mode. When the host enables the load, then the PMLDO pin becomes high and the LDO enters normal power mode to support the current demand of the dynamic load.

Figure 14. Dynamic LDO Power Mode Control Idea

LDO Power-OK Output (POKLDO)

The IC features an open-drain LDO Power-OK (POKLDO) output to monitor the LDO output voltage. POKLDO requires an external pullup resistor to a voltage equal to or less than $V_{\rm SYS}$. This node goes high when $V_{\rm LDO}$ rises above VPOKLDO_R (typically 87.5% of programmed V_{LDO-REG}) and goes low when V_{LDO} falls below V_{POKLDO_F} (typically 84% of $V₁$ DO-REG).

POKLDO is blanked by the on/off controller during the LDO power-up and power-down sequences [\(Figure 2](#page-26-0)*).* The blanking signal holds POKLDO low regardless of V_{LDO}.

LDO Applications Information

Input/Output Capacitor Selection

Bypass INLDO to GND with a minimum 10μF ceramic capacitor. If INLDO is connected to SYS, then a single 22μF bypass capacitor to GND can be used for both pins.

Bypass the LDO output to GND with a minimum 2.2μF ceramic capacitor that maintains 1.1μF of effective capacitance at bias. Larger values of LDO capacitance improve decoupling but increase inrush current during LDO startup. Refer to *[Startup Rate and Inrush Current](#page-47-1)* for guidance on managing startup inrush current.

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

Startup Rate and Inrush Current

The startup ramp rate of the LDO can be controlled using the following equation:

$$
\frac{\Delta V_{\text{LDO}}}{\Delta t} = \frac{I_{\text{LDO} - \text{LIM}}}{8 \times C_{\text{LDO}}}
$$

where I_{LO} IM is the output current limit of the LDO in normal mode (300mA, typ) and C_{LDO} is the LDO output capacitor (2.2μF minimum required).

Applications that are sensitive to inrush current from the battery should select an LDO output capacitor as close to the minimum stability requirement as possible (2.2μF), while at the same time, maximizing the INLDO and SYS capacitance to filter any large current spikes from BATT.

PCB Layout Guidelines

Careful printed circuit board (PCB) layout is necessary to achieve optimal performance. Follow these guidelines when designing the PCB:

- 1. Place decoupling components $(C_{CHGIN}, C_{SYS}, C_{BATT}, C_{INLDO}, C_{LDO})$ close to the IC.
- 2. A single decoupling capacitor can be used to bypass both SYS and INLDO to GND. Use a short and wide copper flood to connect SYS and INLDO.
- 3. If INLDO has a different power source (other than SYS), then a separate INLDO decoupling capacitor (not drawn in [Figure 15\)](#page-48-0) is recommended.
- 4. The value of C_{INLDO} should be larger than C_{LDO}. If C_{LDO} = 2.2µF then choose C_{INLDO} = 4.7µF or greater.

Figure 15. PCB Top-Metal and Component Layout Example

[Figure 15](#page-48-0) shows an example PCB top metal layout with 0.2mm component-to-component spacing.

Detailed Description—Dual-Channel Current Sink Driver

The IC has a dual-channel current sink driver designed to drive LEDs in portable devices (see [Figure 16](#page-49-0)). The circuit can also be used as a general-purpose current sink driver for other applications. The driver's on-time and frequency are independently programmable for each output to achieve a desired blink pattern. Alternatively, the LEDs can be continuously on (not blinking). The blink period is programmable from 0.5s to 8s, with an on-time duty cycle from 6.25% to 100%.

Figure 16. LED Current Sinks Functional Block Diagram

Detailed Description—I2C Serial Interface

The IC features a revision 3.0 P C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The IC is a slave-only device that relies on an external bus master to generate SCL. SCL clock rates from 0Hz to 3.4MHz are supported. I2C is an open-drain bus and therefore SDA and SCL require pullups.

The device's I²C communication controller implements 7-bit slave addressing. An I²C bus master initiates communication with the slave by issuing a START condition followed by the slave address. The slave address is factory programmable to one of two options [\(Table 15](#page-50-0)). All slave addresses not mentioned in Table 15 are not acknowledged.

The IC uses 8-bit registers with 8-bit register addressing. They support standard communication protocols: (1) Writing to a single register (2) Writing to multiple sequential registers with an automatically incrementing data pointer (3) Reading from a single register (4) Reading from multiple sequential registers with an automatically incrementing data pointer. For additional information on the I2C protocols, refer to the *[MAX77734 I2C Implementer's Guide](https://www.maximintegrated.com/an6464)* and/or the I2C specification that is freely available on the internet.

Table 15. I2C Slave Address Options

*Perform all reads and writes on the Main Address. ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. *[Contact Maxim](https://www.maximintegrated.com/en/support/overview.html)* for more information.

**When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.

Register Map

MAX77734

Register Details

[INT_GLBL \(0x00\)](#page-51-0)

[INT_CHG \(0x01\)](#page-51-0)

[STAT_CHG_A \(0x02\)](#page-51-0)

[STAT_CHG_B \(0x03\)](#page-51-0)

[ERCFLAG \(0x04\)](#page-51-0)

[STAT_GLBL \(0x05\)](#page-51-0)

[INTM_GLBL \(0x06\)](#page-51-0)

[INT_M_CHG \(0x07\)](#page-51-0)

[CNFG_GLBL \(0x08\)](#page-51-0)

[CID \(0x09\)](#page-51-0)

[CNFG_WDT \(0x0A\)](#page-51-0)

[CNFG_CHG_A \(0x20\)](#page-51-0)

[CNFG_CHG_B \(0x21\)](#page-51-0)

[CNFG_CHG_C \(0x22\)](#page-51-0)

[CNFG_CHG_D \(0x23\)](#page-51-0)

[CNFG_CHG_E \(0x24\)](#page-51-0)

[CNFG_CHG_F \(0x25\)](#page-51-0)

[CNFG_CHG_G \(0x26\)](#page-51-0)

[CNFG_CHG_H \(0x27\)](#page-51-0)

[CNFG_CHG_I \(0x28\)](#page-51-0)

[CNFG_LDO_A \(0x30\)](#page-51-0)

[CNFG_LDO_B \(0x31\)](#page-51-0)

[CNFG_SNK1_A \(0x40\)](#page-51-0)

[CNFG_SNK1_B \(0x41\)](#page-51-0)

[CNFG_SNK2_A \(0x42\)](#page-51-0)

[CNFG_SNK2_B \(0x43\)](#page-51-0)

[CNFG_SNK_TOP \(0x44\)](#page-51-0)

Typical Application Circuits

Battery Charger using LDO Hardware Enable Key

Typical Application Circuits (continued)

Battery Charger using LDO Software Enable

Ordering Information

+ Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

** Custom samples only. Not for production or stock. [Contact factory](https://maximintegratedsupport.force.com/support/SFFreezeMaintancePage?ec=302&startURL=%2Fsupport%2Fs%2F) for information.*

*** Future product[—Contact factory](https://maximintegratedsupport.force.com/support/SFFreezeMaintancePage?ec=302&startURL=%2Fsupport%2Fs%2F) for availability.*

Revision History

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.