

### 8-Bit Addressable DMOS Power Driver

## **Discontinued Product**

These parts are no longer in production The device should not be purchased for new design applications. Samples are no longer available.

Date of status change: April 30, 2007

**Recommended Substitutions:** 

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

## 8-BIT ADDRESSABLE DMOS POWER DRIVER

The A6259KA and A6259KLW combine a 3-to-8 line CMOS decoder and accompanying data latches, control circuitry, and DMOS outputs in a multi-functional power driver capable of storing single-line data in the addressable latches or use as a decoder or demuliplexer. Driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads.

The CMOS inputs and latches allow direct interfacing with micro-processor-based systems. Use with TTL may require appropriate pull-up resistors to ensure an input logic high. Four modes of operation are selectable with the CLEAR and ENABLE inputs.

The addressed DMOS output inverts the DATA input with all unaddressed outputs remaining in their previous states. All of the output drivers are disabled (the DMOS sink drivers turned off) with the CLEAR input low and the ENABLE input high. The A6259KA/KLW DMOS open-drain outputs are capable of sinking up to 750 mA. Similar devices with reduced  $r_{DS(on)}$  are available as the A6A259.

The A6259KA is furnished in a 20-pin dual in-line plastic package. The A6259KLW is furnished in a 20-lead wide-body, small-outline plastic package (SOIC) with gull-wing leads for surface-mount applications. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.

### ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Note that the A6259KA (DIP) and the A6259KLW (SOIC) are electrically identical and share a common terminal number assignment.

DECODER LOGIC

LATCHES

**POWER** 

LOGIC

 $V_{DD}$ 

GROUND

SUPPLY

S 0 (LSB)

OUT<sub>0</sub>

OUT<sub>2</sub>

**GROUND** 

POWER GROUND

S<sub>1</sub> | 8

10

POWER GROUND

OUT<sub>6</sub>

OUT<sub>5</sub>

**ENABLE** 

S2 (MSB)

POWER

GROUND

14 OUT 4

19 CLEAR

18 DATA

17 OUT<sub>7</sub>

13

12

11

Output Voltage, V <sub>O</sub> 50 V
Output Drain Current,
Continuous, I <sub>O</sub> <b>250 mA*</b>
Peak, I <sub>OM</sub> 750 mA*†
Peak, I <sub>OM</sub> <b>2.0 A</b> †
Single-Pulse Avalanche Energy,
E <sub>AS</sub> 75 mJ
Logic Supply Voltage, V <sub>DD</sub> 7.0 V
Input Voltage Range,
$V_{\rm I}$ 0.3 V to +7.0 V
Package Power Dissipation,
P <sub>D</sub> See Graph
Operating Temperature Range,
$T_{A}$ 40°C to +125°C
Storage Temperature Range,
$T_S$ 55°C to +150°C
*Each output, all outputs on.

† Pulse duration  $\leq 100 \mu s$ , duty cycle  $\leq 2\%$ . Caution: These CMOS devices have input static protection (Class 3) but are still susceptible to damage if exposed to extremely high static

electrical charges.

#### **FEATURES**


- 50 V Minimum Output Clamp Voltage
- 250 mA Output Current (all outputs simultaneously)
- $\blacksquare$  1.3  $\Omega$  Typical  $r_{DS(on)}$
- Low Power Consumption
- Replacements for TPIC6259N and TPIC6259DW


Always order by complete part number:

Part Number	Package	$R_{\theta JA}$	$R_{\theta JC}$
A6259KA	20-pin DIP	55°C/W	25°C/W
A6259KLW	20-lead SOIC	70°C/W	17°C/W




## 2.5 ALLOWABLE PACKAGE POWER DISSIPATION IN WATTS 2.0 1.5 1.0 0.5 25 75 125 150






### **LOGIC SYMBOL**



Dwg. FP-046



**DMOS POWER DRIVER OUTPUT** 

### **FUNCTION TABLE**

CLEAR	Inputs ENABLE	DATA	Addressed OUTPUT	Other OUTPUTs	Function
Н	L	Н	L	R	Addressable
Н	L	L	Н	R	Latch
Н	Н	Χ	R	R	Memory
L	L	Н	L	Н	8-Line
L	L	L	Н	Н	Demultiplexer
L	Н	Χ	Н	Н	Clear


L = Low Logic Level H = High Logic Level X = Irrelevant R = Previous State

### **LATCH SELECTION TABLE**

Selection Select	Addressed OUTPUT		
L	L	L	0
L	L	Н	1
L	Н	L	2
L	Н	Н	3
Н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	Н	7



### **FUNCTIONAL BLOCK DIAGRAM**



Grounds (terminals 1, 9, 10, 11, and 20) must be connected externally to a single point.

### RECOMMENDED OPERATING CONDITIONS

over operating temperature range

Logic Supply Voltage Range, V <sub>DD</sub>	4.5 V to 5.5 V
High-Level Input Voltage, V <sub>IH</sub>	$\dots$ $\geq 0.85V_{DD}$
Low-level input voltage. V <sub>II</sub>	≤0.15V <sub>DD</sub>

# ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5 V, $t_{ir}$ = $t_{if} \le 10$ ns (unless otherwise specified).


				Lin	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Logic Supply Voltage	$V_{DD}$	Operating	4.5	5.0	5.5	V
Output Breakdown Voltage	$V_{(BR)DSX}$	I <sub>O</sub> = 1 mA	50		_	V
Off-State Output	I <sub>DSX</sub>	V <sub>O</sub> = 40 V	_	0.05	1.0	μΑ
Current		V <sub>O</sub> = 40 V, T <sub>A</sub> = 125°C	_	0.15	5.0	μΑ
Static Drain-Source	r <sub>DS(on)</sub>	I <sub>O</sub> = 250 mA, V <sub>DD</sub> = 4.5 V	_	1.3	2.0	Ω
On-State Resistance		I <sub>O</sub> = 250 mA, V <sub>DD</sub> = 4.5 V, T <sub>A</sub> = 125°C	_	2.0	3.2	Ω
		I <sub>O</sub> = 500 mA, V <sub>DD</sub> = 4.5 V (see note)	_	1.3	2.0	Ω
Nominal Output Current	I <sub>O(nom)</sub>	V <sub>DS(on)</sub> = 0.5 V, T <sub>A</sub> = 85°C	_	250	_	mA
Logic Input Current	I <sub>IH</sub>	V <sub>I</sub> = V <sub>DD</sub> = 5.5 V	_	_	1.0	μΑ
	I <sub>IL</sub>	V <sub>I</sub> = 0, V <sub>DD</sub> = 5.5 V	_	_	-1.0	μΑ
Prop. Delay Time	t <sub>PLH</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF	_	625	_	ns
	t <sub>PHL</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF	_	140	_	ns
Output Rise Time	t <sub>r</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF	_	650	_	ns
Output Fall Time	t <sub>f</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF	_	400	_	ns
Supply Current	I <sub>DD(off)</sub>	V <sub>DD</sub> = 5.5 V, Outputs OFF	_	15	100	μΑ
	I <sub>DD(on)</sub>	V <sub>DD</sub> = 5.5 V, Outputs ON	_	150	300	μΑ

Typical Data is at  $V_{DD} = 5$  V and is for design information only.


NOTE — Pulse test, duration  $\leq 100 \,\mu s$ , duty cycle  $\leq 2\%$ .



### **FUNCTIONAL DESCRIPTION and INPUT REQUIREMENTS**



### **OUTPUT SWITCHING TIME**



#### DATA INPUT REQUIREMENTS

20 ns
20 ns
40 ns
$0.85 V_{DD} \\$
$0.15 V_{DD} \\$

Four modes of operation are selectable by controlling the CLEAR and ENABLE inputs as shown above.

In the addressable-latch mode, data at the DATA input is written into the addressed transparent latch. The addressed output inverts the data input with all other outputs remaining in their previous states.


In the memory mode, all outputs remain in their previous states and are unaffected by the DATA or address  $(S_n)$  inputs. To prevent entering erroneus data in the latches, ENABLE should be held HIGH while the address lines are changing.

In the demultiplexing/decoding mode, the addressed output inverts the data input and all other outputs are OFF.

In the clear mode, all outputs are OFF and are unaffected by the DATA or address  $(S_N)$  inputs.

Given the appropriate inputs, when DATA is LOW for a given address, the output is OFF; when DATA is HIGH, the output is ON and can sink current.

### **TEST CIRCUITS**



 $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$ 

# Single-Pulse Avalanche Energy Test Circuit and Waveforms




### **TERMINAL DESCRIPTIONS**

Terminal No.	Terminal Name	Function
1	POWER GROUND	Reference terminal for output voltage measurements (OUT <sub>0-3</sub> ).
2	LOGIC SUPPLY	(V <sub>DD</sub> ) The logic supply voltage (typically 5 V).
3	$S_0$	Binary-coded output-select input, least-significant bit.
4	$OUT_0$	Current-sinking, open-drain DMOS output, address 000.
5	$OUT_1$	Current-sinking, open-drain DMOS output, address 001.
6	OUT <sub>2</sub>	Current-sinking, open-drain DMOS output, address 010.
7	$OUT_3$	Current-sinking, open-drain DMOS output, address 011.
8	$S_1$	Binary-coded output-select input.
9	LOGIC GROUND	Reference terminal for input voltage measurements.
10	POWER GROUND	Reference terminal for output voltage measurements (OUT <sub>0-3</sub> ).
11	POWER GROUND	Reference terminal for output voltage measurements (OUT <sub>4-7</sub> ).
12	$S_2$	Binary-coded output-select input, most-significant bit.
13	ENABLE	Mode control input; see Function Table.
14	OUT <sub>4</sub>	Current-sinking, open-drain DMOS output, address 100.
15	OUT <sub>5</sub>	Current-sinking, open-drain DMOS output, address 101.
16	$OUT_6$	Current-sinking, open-drain DMOS output, address 110.
17	$OUT_7$	Current-sinking, open-drain DMOS output, address 111.
18	DATA	CMOS data input to the addressed output latch. When enabled, the addressed output inverts the data input (DATA = HIGH, OUTPUT = LOW).
19	CLEAR	Mode control input; see Function Table.
20	POWER GROUND	Reference terminal for output voltage measurements (OUT <sub>4-7</sub> ).


NOTE — Grounds (terminals 1, 9, 10, 11, and 20) must be connected externally to a single point.

A6259KA

Dimensions in Inches (controlling dimensions)



## Dimensions in Millimeters (for reference only)





- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
  - 2. Lead spacing tolerance is non-cumulative.
  - 3. Lead thickness is measured at seating plane or below.




### **A6259KLW**

Dimensions in Inches (for reference only)










Dwg. MA-008-20 in

# Dimensions in Millimeters (controlling dimensions)







Dwg. MA-008-20 mm

- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
  - 2. Lead spacing tolerance is non-cumulative.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

