19-0119; Rev. 1; 12/93 **Evaluation Kit Manual**

+3V, 8-Bit ADC w ith 1µA Pow er-Dow ⁿ **Follows Data Sheet**

General Description

The MAX152 high-speed, microprocessor (uP)-compatible, 8-bit analog-to-digital converter (ADC) uses a half-flash technique to achieve a 1.8µs conversion time, and digitizes at a rate of 400k samples per second (ksps). It operates with single +3V or dual ±3V supplies and accepts either unipolar or bipolar inputs. supplies and accepts cities ampoial or orporal inputs.
A POWERDOWN pin reduces current consumption to a typical value of 1µA. The part returns from powerdown and acquires an input signal in less than 900ns, providing large reductions in supply current in applications with burst-mode input signals.

The MAX152 is DC and dynamically tested. Its uP interface appears as a memory location or input/output port that requires no external interface logic. The data outputs use latched, three-state buffered circuitry for direct connection to a µP data bus or system input port. The ADC's input/reference arrangement enables ratiometric operation. A fullyassembled evaluation kit provides a proven PC board layout to speed prototyping and design.

_______________________Applications

Cellular Telephones Portable Radios Battery-Powered Systems Burst-Mode Data Acquisition Digital Signal Processing **Telecommunications** High-Speed Servo Loops

________________Functional Diagram

- ___________________________Features
- ♦ **Single +3.0V to +3.6V Supply**
- ♦ **1.8µs Conversion Time**
- ♦ **Power-Up in 900ns**
- ♦ **Internal Track/Hold**
- ♦ **400ksps Throughput**
- ♦ **Low Power: 1.5mA (Operating Mode) 1µA (Power-Down Mode)**
- ♦ **300kHz Full-Power Bandwidth**
- ♦ **20-Pin DIP, SO and SSOP Packages**
- ♦ **No External Clock Required**
- ♦ **Unipolar/Bipolar Inputs**
- ♦ **Ratiometric Reference Inputs**
- ♦ **2.7V Version Available Contact Factory**

______________Ordering Information

** Contact factory for availability and processing to MIL-STD-883.

Pin Configuration

MAXIM

__ Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

MAX152 MAX152

MAX152 VDD to GND ...-0.3V to +7V VSS to GND..+0.3V to -7V Digital Input Voltage to GND-0.3V, (VDD + 0.3V) Digital Output Voltage to GND-0.3V, (VDD + 0.3V) VREF+ to GND................................(VSS - 0.3V) to (VDD + 0.3V) VREF- to GND.................................(VSS - 0.3V) to (VDD + 0.3V) VIN to GND.....................................(VSS - 0.3V) to (VDD + 0.3V) **ABSOLUTE MAXIMUM RATINGS**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Unipolar input range, $V_{DD} = 3.0V$ to 3.6V, GND = 0V, V_{SS} = GND, VREF+ = 3.0V, VREF- = GND, specifications are given for RD mode (pin $7 = \text{GND}$), $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted.)

ELECTRICAL CHARACTERISTICS (continued)

(Unipolar input range, V_{DD} = 3.0V to 3.6V, GND = 0V, V_{SS} = GND, VREF+ = 3.0V, VREF- = GND, specifications are given for RD mode (pin $7 = \text{GND}$), $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted.)

MAX152 MAX152

Note 1: Accuracy measurements performed at V_{DD} = 3.0V, unipolar mode. Operation over supply range is guaranteed by power-

supply rejection test.
 Note 2: Bipolar tests are performed with VREF+ = +1.5V, VREF- = -1.5

MAXIM

TIMING CHARACTERISTICS

MAX152

(Unipolar input range, $V_{DD} = 3V$, $V_{SS} = 0V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 6)

Note 6: Input control signals are specified with t_r = t_f = 5ns, 10% to 90% of +3.0V, and timed from a voltage level of 1.3V. Timing delays get shorter at higher supply voltages. See the Converson Time vs. Supply Voltage graph in the Typical Operating Characteristics to extrapolate timing delays at other power-supply voltages.

Note 7: See Figure 1 for load circuit. Parameter defined as the time required for the output to cross 0.66V or 2.0V.

Note 8: See Figure 2 for load circuit. Parameter defined as the time required for the data lines to change 0.5V.

__Typical Operating Characteristics

Figure 1. Load Circuits for Data-Access Time Test

*See Digital Inferface Section.

Figure 2. Load Circuits for Data-Hold TIme Test

Pin Description **Description** Detailed Description Converter Operation

The MAX152 uses a half-flash conversion technique (see Functional Diagram) in which two 4-bit flash ADC sections achieve an 8-bit result. Using 15 comparators, the flash ADC compares the unknown input voltage to the reference ladder and provides the upper 4 data bits.

An internal digital-to-analog converter (DAC) uses the 4 most significant bits (MSBs) to generate the analog result from the first flash conversion and a residue voltage that is the difference between the unknown input and the DAC voltage. The residue is then compared again with the flash comparators to obtain the lower 4 data bits (LSBs).

The MAX152 is characterized for operation between +3.0V and +3.6V. Conversion times decrease as the supply voltage increases. The supply current decreases rapidly with decreasing supply voltage. (See Typical Operating Characteristics.)

Pow er-Dow n Mode

In burst-mode or low sample-rate applications, the MAX152 can be shut down between conversions, reducing supply current to microamp levels (see Typical Operating Characteristics). A logic low on the PWRDN pin shuts the device down, reducing supply current to typically 1µA when powered from a single 3V supply. A logic high on PWRDN wakes up the MAX152. A new conversion can be started within 900ns of the PWRDN pin being driven high (this includes both the power-up delay and the track/hold acquisition time). If power-down mode is not required, connect $\overline{\text{PWRDN}}$ to V_{DD} .

MAXIM

Once the MAX152 is in power-down mode, lowest supply current is drawn with MODE low (RD mode) due to an internal pull-down resistor at this pin. In addition, for minimum current consumption, other digital inputs should remain high in power-down. Refer to the Reference section for information on reducing reference current during power-down.

Digital Interface

The MAX152 has two basic interface modes set by the status of the MODE input pin. When MODE is low, the converter is in the RD mode; when MODE is high, the converter is set up for the WR-RD mode.

$Read Mode (MODE = 0)$

In RD mode, conversion control and data access are controlled by the RD input (Figure 3). The comparator inputs track the analog input voltage for the duration of tp. A conversion is initiated by driving \overline{RD} low. With μPs that can be forced into a wait state, hold RD low until output data appears. The uP starts the conversion, waits, and then reads data with a single read instruction. WR/RDY is configured as a status output (RDY) in RD mode, where it can drive the ready or wait input of a µP. RDY is an open-collector output (with no internal pull-up) that goes low after the falling edge of \overline{CS} and goes high at the end of the conversion. If not used, the WR/RDY pin can be left unconnected. The INT output goes low at the end of the conversion and returns high on the rising edge of \overline{CS} or \overline{RD} .

Figure 3. RD Mode Timing (MODE = 0)

 $MMXM$

Write-Read Mode (MODE = 1)

Figures 4 and 5 show the operating sequence for the write-read (WR-RD) mode. The comparator inputs track the analog input voltage for the duration of tP. The conversion is initiated by a falling edge of \overline{WR} . When $\overline{\text{WR}}$ returns high, the 4 MSBs' flash result is latched into the output buffers and the 4 LSBs' conversion begins. INT goes low, indicating conversion end, and the lower 4 data bits are latched into the output buffers. The data is then accessible after \overline{RD} goes low (see Timing Characteristics).

Figure 5. WR-RD Mode Timing ($t_{RD} < t_{INTL}$), Fastest Operating $Mode (MODE = 1)$

Figure 6. Stand-Alone Mode Timing $(\overline{CS} = \overline{RD} = 0)$ (MODE = 1)

A minimum acquisition time (tP) is required from INT going low to the start of another conversion (WR going low).

Options for reading data from the converter include the following:

Using Internal Delay

The μ P waits for the $\overline{\text{INT}}$ output to go low before reading the data (Figure 4). $\overline{\text{INT}}$ goes low after the rising edge of WR, indicating that the conversion is complete and the result is available in the output latch. With $\overline{\text{CS}}$ low, data outputs D0-D7 can be accessed by pulling RD low. INT is then reset by the rising edge of CS or RD.

Fastest Conversion: Reading Before Delay

An external method of controlling the conversion time is shown in Figure 5. The internally generated delay tINTL varies slightly with temperature and supply voltage, and can be overridden with RD to achieve the fastest conversion time. \overline{RD} is brought low after the rising edge of WR, but before INT goes low. This completes the conversion and enables the output buffers (D0-D7) that contain the conversion result. INT also goes low after the falling edge of RD and is reset on the rising edge of \overline{RD} or \overline{CS} . The total conversion time is therefore: $tCWR = tWR (600ns) + tRD (800ns) + tACC1$ $(400ns) = 1800ns$.

Stand-Alone Operation

Besides the two standard WR-RD mode options, standalone operation can be achieved by connecting $\overline{\text{CS}}$ and RD low (Figure 6). A conversion is initiated by pulling \overline{WR} low. Output data can be read by either edge of the next $\overline{\text{WR}}$ pulse.

Figure 7a. Power Supply as Reference

Figure 7b. External Reference, +2.5V Full Scale

Figure 7c. Input Not Referenced to GND

Figure 7d. An N-channel MOSFET switches off the reference load during power-down.

____________Analog Considerations Reference

Figures 7a-7c show some reference connections. VREF+ and VREF- inputs set the full-scale and zeroinput voltages of the ADC. The voltage at VREFdefines the input that produces an output code of all zeros, and the voltage at VREF+ defines the input that produces an output code of all ones.

The internal resistance from VREF+ to VREF- may be as low as 1kΩ, and current will flow through it even when the MAX152 is shut down. Figure 7d shows how an Nchannel MOSFET may be connected to VREF- to break this path during power-down. The FET should have an on resistance $<$ 2Ω with a 3V gate drive.

Although VREF+ is frequently connected to V_{DD}, this circuit uses a low current, low-dropout, 2.5V voltage reference – the MAX872. Since the MAX872 cannot continuously furnish enough current for the reference resistance, this circuit is intended for applications where the MAX152 is normally in standby and is turned on in order to make measurements at intervals greater than 20µs. The capacitor C1 connected to VREF+ is slowly charged by the MAX872 during the standby period and furnishes the reference current during the short measurement period.

The 2.2µF value of C1 is chosen so that its voltage drops by less than 1/2LSB during the conversion process. Larger capacitors reduce the error still further. Use ceramic or tantalum capacitors for C1.

When VREF- is switched, as in Figure 7d, a new conversion can be initiated after waiting a time equal to the power-up delay (t_{UP}) plus the turn-on time of the N-channel FET.

Bypassing

A 4.7µF electrolytic in parallel with a 0.1µF ceramic capacitor should be used to bypass V_{DD} to GND. These capacitors should have minimal lead length.

The reference inputs should be bypassed with 0.1µF capacitors, as shown in Figures 7a-7c.

Input Current

MAX152

5 N

MAX

Figure 8 shows the equivalent circuit of the converter input. When the conversion starts and \overline{WR} is low, V_{IN} is connected to sixteen 0.6pF capacitors. During this acquisition phase, the input capacitors charge to the input voltage through the resistance of the internal analog switches. In addition, about 12pF of stray capacitance must be charged. The input can be modeled as an equivalent RC network (Figure 9). As source impedance increases, the capacitors take longer to charge.

The typical 22pF input capacitance allows source resistance as high as 2.2kΩ without setup problems. For larger resistances, the acquisition time (tP) must be increased.

Figure 8. Equivalent Input Circuit

Figure 9. RC Network Equivalent Input Model

 μ λ λ

Conversion Rate

The maximum sampling rate (fmax) for the MAX152 is achieved in the WR-RD mode $(t_{RD} < t_{INTL})$ and is calculated as follows:

$$
f_{\text{max}} = \frac{1}{t_{\text{WR}} + t_{\text{RD}} + t_{\text{RI}} + t_{\text{P}}}
$$

e.g. at T_A = +25°C, V_{DD} = +3.0V:

$$
f_{\text{max}} = \frac{1}{600 \text{ns} + 800 \text{ns} + 300 \text{ns} + 450 \text{ns}}
$$

f_{max} = 465kHz

where ${\sf t}_{\sf WR} = {\sf Write}$ pulse width

 ${\rm t_{RD}}$ = Delay between WR and RD pulses

t_{RI} = RD to INT delay

t_P = Delay time between conversons.

Signal-to-Noise Ratio and Effective Number of Bits

Signal-to-noise plus distortion ratio (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS amplitude of all other ADC output signals. The output band is limited to frequencies above DC and below one-half the ADC sample rate.

The theoretical minimum A/D noise is caused by quantization error, and results directly from the ADC's resolution: $SNR = (6.02N + 1.76)dB$, where N is the number of bits of resolution. Therefore, a perfect 8-bit ADC can do no better than 50dB.

The FFT plot (Typical Operation Characteristics) shows the result of sampling a pure 30.27kHz sinusoid at a 400kHz rate. This FFT plot of the output shows the output level in various spectral bands.

The effective resolution, or "effective number of bits," the ADC provides can be measured by transposing the equation that converts resolution to SNR: $N = (SINAD -$ 1.76)/6.02 (see Typical Operating Characteristics).

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal (in the frequency band above DC and below one-half the sample rate) to the fundamental itself. This is expressed as:

$$
\text{THD} = 20 \text{ log} \left[\frac{\sqrt{{(\gamma_2}^2 + {\gamma_3}^2 + {\gamma_4}^2 + \cdots + {\gamma_k}^2)}}{\gamma_1} \right]
$$

where V_1 is the fundamental RMS amplitude, and V_2 to VN are the amplitudes of the 2nd through Nth harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range is the ratio of the fundamental RMS amplitude to the amplitude of the next largest spectral component (in the frequency band above DC and below one-half the sample rate). Usually the next largest spectral component occurs at some harmonic of the input frequency. However, if the ADC is exceptionally linear, it may occur only at a random peak in the ADC's noise floor. See "Signal to Noise Ratio" plot in Typical Operating Characteristics.

SUBSTRATE CONNECTED TO $\rm V_{DD}$

MAX152 MAX152

Package Information

INCHES MILLIMETERS DIM MIN MAX MIN MAX A 0.200 5.08 – – A1 0.015 0.38 – – **D1** 0.150 A2 0.125 3.18 3.81 A3 0.055 0.080 1.40 2.03 B 0.016 0.022 0.41 0.56 B1 0.050 0.065 1.27 1.65 \overline{c} 0.008 0.012 0.20 0.30 D 1.015 1.045 25.78 26.54 $\overline{D1}$ 0.040 0.070 1.02 1.78 E 0.300 8.26 **E** 0.325 7.62 E1 0.240 0.280 6.10 7.11 **E1** 0.100 BSC 2.54 BSC e **D** eA 0.300 BSC 7.62 BSC **A A2** Y 0.400 10.16 **A3** eB – – 0.115 2.92 L 0.150 3.81 $\overline{0}$ 15˚ $\overline{0}$ 15˚ α 21-333A α**A1 L 20-PIN PLASTIC C e B1 DUAL-IN-LINE eA B PACKAGE eB MAXIM __ 11**

+3V, 8-Bit ADC w ith 1µA Pow er-Dow ⁿ