

www.ti.com SLVS710A–JANUARY 2007–REVISED AUGUST 2007

6-CHANNEL POWER MGMT IC WITH TWO STEP-DOWN CONVERTERS AND 4 LOW-INPUT VOLTAGE LDOs

-
- **Output Current for DC/DC Converters: WLAN**
	-
	- **OMAP™ and Low-Power TMS320™ DSP TPS65051: DCDC1 = 1 A; DCDC2 = 0.6 A Supply**
	- **TPS65052: DCDC1 = 1 A; DCDC2 = 0.6 A**
	- **TPS65054: 2 x 0.6 A Supply**
	- **TPS65056: DCDC1 = 1 A; DCDC2 = 0.6 A Portable Media Players**
- **Output Voltages for DC/DC Converters**
	- **TPS65050: Externally Adjustable**
	-
	-
	-
	- possible range of load currents. **TPS65056: DCDC1 = Fixed at 3.3 V;**
-
-
-
-
-
-
-
-
- **100% Duty Cycle for Lowest Dropout** battery.
-
- **range for LDOs from 1.5 V to 6.5 V**
- **Digital Voltage Selection for the LDOs**
-

¹FEATURES APPLICATIONS

- **² Up To 95% Efficiency Cell Phones, Smart-Phones**
	-
	-
	- **PDAs, Pocket PCs TPS65050: 2 x 0.6 A**
		- **Samsung S3C24xx application processor**
		-

DESCRIPTION

– TPS65051: Externally Adjustable The TPS6505x are integrated Power Management **TPS65052: DCDC1** = Fixed at 3.3 V;

DCDC2 = 1 V / 1.3 V for Samsung

Application Processors

The TPS6505x provides two efficient, 2.25-MHz

TPS65054: DCDC1 = Externally Adjustable;

TPS65054: DCDC1 = Externally Adjustabl **TPS65054: DCDC1 = Externally Adjustable;** voltage and I/O voltage in a processor based system.
DCDC2 = 1.3 V / 1.05 V for OMAP™1710 Both step-down converters enter a low nower mode Both step-down converters enter a low power mode **Processor Processor at light load for maximum efficiency across the widest**

DCDC2 = 1 V / 1.3 V for Samsung For low noise applications, the devices can be forced **Application Processors** into fixed frequency PWM mode by pulling the MODE into fixed frequency PWM mode by pulling the MODE V_I Range for DC/DC Converters **and the shutdown mode, the current** $\frac{1}{2}$ **From 2.5 V** to 6 V
**From 2.5 V to 6 V consumption is a vertex of vertex of the EX. The I use of small inductors and

Conserver to achieve a small solution size TDS6505 2.25-MHz Fixed Frequency Operation** • **2.25-MHz Fixed Frequency Operation** capacitors to achieve a small solution size. TPS6505x provides an output current of up to 1 A on each DC/DC converter. The TPS6505x also integrate two • **180**° **Out-of-Phase Operation** 400-mA LDO and two 200-mA LDO voltage **Output Voltage Accuracy in PWM mode ±1%**

regulators, which can be turned on/off using separate

enable pins on each LDO. Each LDO operates with enable pins on each LDO. Each LDO operates with • **Total Typical 32-μA Quiescent Current for Both** an input voltage range between 1.5 V and 6.5 V **DC/DC Converters DC/DC** Converters **allowing** them to be supplied from one of the step-down converters or directly from the main

EXECUTE: TWO SCILCIAL FURPOSE 400 MIA, High FORM

Four digital input pins are used to set the output
 **Four digital input pins are used to set the output

voltage of the LDOs from a set of 16 different

combinations for** • **Two General-Purpose 200-mA, High PSRR** combinations for LDO1 to LDO4 on TPS65050 and **LDOs** TPS65052. In TPS65051, TPS65054 and TPS65056, the LDO voltages are adjustable using external resistor dividers.

Available in a 4 mm x 4 mm 32-Pin QFN **The TPS6505x** come in a small 32-pin leadless package (4 mm x 4 mm QFN) with a 0.4 mm pitch. **Package**

AA

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. OMAP, TMS320, PowerPAD are trademarks of Texas Instruments.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

(1) The RSM package is available in tape and reel. Add the R suffix (TPS65050RSMR) to order quantities of 3000 parts per reel. Add the T suffix (TPS65050RSMT) to order quantities of 250 parts per reel.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

(1) The thermal resistance junction to case of the RSM package is 4 K/W measured on a high K board

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

² [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) Copyright © 2007, Texas Instruments Incorporated

RECOMMENDED OPERATING CONDITIONS (continued)

over operating free-air temperature range (unless otherwise noted)

(1) See the Application Information section of this data sheet for more details.

 (2) Up to 2 mA can flow into V_{CC} when both converters are running in PWM, this resistor causes the UVLO threshold to be shifted accordingly.

ELECTRICAL CHARACTERISTICS

 V_{CC} = VINDCDC1/2 = 3.6 V, EN = V_{CC}, MODE = GND, L = 2.2 µH, C_O = 10 µF. T_A = -40°C to 85°C, typical values are at $T_A = 25^{\circ}C$ (unless otherwise noted).

Copyright © 2007, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) 3

ELECTRICAL CHARACTERISTICS (continued)

 $\rm V_{CC}$ = VINDCDC1/2 = 3.6 V, EN = V $_{\rm CC}$, MODE = GND, L = 2.2 μH, C $_{\rm O}$ = 10 μF. T $_{\rm A}$ = -40°C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted).

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

ELECTRICAL CHARACTERISTICS (continued)

 $\rm V_{CC}$ = VINDCDC1/2 = 3.6 V, EN = V $_{\rm CC}$, MODE = GND, L = 2.2 μH, C $_{\rm O}$ = 10 μF. T $_{\rm A}$ = -40°C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted).

(1) Output voltage specification does not include tolerance of external voltage programming resistors.

(2) In Power Save Mode, operation is typically entered at $I_{PSM} = V_I / 32 Ω$.

ELECTRICAL CHARACTERISTICS (continued)

 $\rm V_{CC}$ = VINDCDC1/2 = 3.6 V, EN = V $_{\rm CC}$, MODE = GND, L = 2.2 μH, C $_{\rm O}$ = 10 μF. T $_{\rm A}$ = -40°C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted).

PIN ASSIGNMENTS

TERMINAL FUNCTIONS

www.ti.com

TRUMENTS

Texas

Li j

ING

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

TERMINAL FUNCTIONS (continued)

8 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) Copyright © 2007, Texas Instruments Incorporated

FUNCTIONAL BLOCK DIAGRAM

Product Folder Link(s): [TPS65050, TPS65051, TPS65052](http://focus.ti.com/docs/prod/folders/print/tps65050) [TPS65054, TPS65056](http://focus.ti.com/docs/prod/folders/print/tps65054)

Copyright © 2007, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) 9

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

TPS65051

www.ti.com

TEXAS INSTRUMENTS

よな

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

IEXAS TRUMENTS www.ti.com

TPS65054

12 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) Copyright © 2007, Texas Instruments Incorporated

Ji j Texas **INSTRUMENTS www.ti.com**

TPS65056

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

TYPICAL CHARACTERISTICS

Table of Graphs

www.ti.com

Texas **INSTRUMENTS**

よな

16 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) Copyright © 2007, Texas Instruments Incorporated

Figure 17. Figure 18.

18 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) Copyright © 2007, Texas Instruments Incorporated

DETAILED DESCRIPTION

Operation

The TPS6505x include each two synchronous step-down converters. The converters operate with 2.25-MHz (typical) fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converters automatically enter Power Save Mode and operate with PFM (Pulse Frequency Modulation).

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on, and the inductor current ramps up until the current comparator trips, and the control logic turns off the switch. The current limit comparator turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead time, which prevents shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal turning off the N-channel rectifier, and turning on the on the P-channel switch.

The two DC/DC converters operate synchronized to each other, with converter 1 as the master. A 180° phase shift between converter 1 and converter 2 decreases the input RMS current. Therefore, smaller input capacitors can be used.

DCDC1 Converter

The converter 1 output voltage is set by an external resistor divider connected to FB_DCDC1 pin for TPS65050, TPS65051 and TPS65054. For TPS65052, the output voltage is fixed to 3.3 V and this pin needs to be directly connected to the output. See the Application Information section for more details. The maximum output current on DCDC1 is 600 mA for TPS65050 and TPS65054. For TPS65051, TPS65052 and TPS65056, the maximum output current is 1 A.

DCDC2 Converter

The VDCDC2 pin must be directly connected to the DCDC2 converter output voltage. The DCDC2 converter output voltage is selected via the DEFDCDC2 pin.

TPS65050 and TPS65051: The output voltage is set with an external resistor divider. Connect the DEFDCDC2 pin to the external resistor divider.

TPS65052, TPS65054 and TPS65056: The DEFDCDC2 pin can either be connected to GND, or to V_{CC} . The converter 2 output voltage defaults to:

Power-Save Mode

The Power Save Mode is enabled with the Mode pin set to 0. If the load current decreases, the converters enters Power Save Mode operation automatically. During Power Save Mode, the converters operate with reduced switching frequency in PFM mode, and with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage 1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

To optimize the converter efficiency at light load, the average current is monitored. If in PWM mode, the inductor current remains below a certain threshold, then Power Save Mode is entered. The typical threshold is calculated according to Equation 1:

$$
I_{(PFM_{\text{enter}})} = \frac{VINDCDC}{32 \Omega}
$$
\nA. Average output current threshold to enter PFM mode.

$$
I_{(PSMDCDC_leave)} = \frac{VINDCDC}{24 \Omega}
$$
 (2)

A. Average output current threshold to leave PFM mode.

During the Power Save Mode, the output voltage is monitored with a comparator. As the output voltage falls below the skip comparator threshold (skip comp), the P-channel switch turns on, and the converter effectively delivers a constant current. If the load is below the delivered current, the output voltage rises until the skip comp threshold is crossed again, then all switching activity ceases, reducing the quiescent current to a minimum until the output voltage has dropped below the threshold. If the load current is greater than the delivered current, the output voltage falls until it crosses the skip comparator low (Skip Comp Low) threshold set to 1% below nominal V_{Ω} , then Power Save Mode is exited, and the converter returns to PWM mode

These control methods reduce the quiescent current to 12 μA per converter, and the switching frequency to a minimum achieving the highest converter efficiency. The PFM mode operates with low output voltage ripple. The ripple depends on the comparator delay, and the size of the output capacitor; increasing capacitor values decreases the output ripple voltage.

The Power Save Mode can be disabled by driving the MODE pin high. In forced PWM mode, both converters operate with fixed frequency PWM mode regardless of the load.

Dynamic Voltage Positioning

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is activated in Power Save Mode operation when the converter runs in PFM Mode. It provides more headroom for both, the voltage drop at a load step and the voltage increase at a load throw-off. This improves load transient behavior.

At light loads, in which the converter operate in PFM Mode, the output voltage is regulated typically 1% higher than the nominal value. In the event of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to -1% below the nominal value and enters PWM mode. During a release from heavy load to light load, the voltage overshoot is also minimized due to active regulation turning on the N-channel switch.

Soft Start

The two converters have an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 20.

Figure 20. Soft Start

100% Duty Cycle Low Dropout Operation

The converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode, the P-channel switch is constantly turned on. This is useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. (i.e. The minimum input voltage to maintain regulation depends on the load current and output voltage) and can be calculated as:

$$
V_1(min) = V_0(max) + I_0(max) \times (r_{DS(on)}(max) + R_L)
$$
\n(3)

with:

- I_{Ω} max = maximum output current plus inductor ripple current
- $r_{DS(on)}$ max = maximum P-channel switch $r_{DS(on)}$.
- R_1 = DC resistance of the inductor
- V_O (max) = nominal output voltage plus maximum output voltage tolerance

Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables all internal circuitry. The undervoltage lockout threshold, sensed at the V_{CC} pin is typically 1.8 V, max 2 V.

Mode Selection

The MODE pin allows mode selection between forced PWM Mode and power Safe Mode for both converters. Connecting this pin to GND enables the automatic PWM and power save mode operation. The converters operates in fixed frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, maintaining high efficiency over a wide load current range.

Pulling the MODE pin high forces both converters to operate constantly in the PWM mode even at light load currents. The advantage is the converters operate with a fixed frequency that allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads. For additional flexibility, it is possible to switch from power save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

Enable

To start up each converter independently, the device has a separate enable pin for each DC/DC converter and for each LDO. If EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3, EN_LDO4 are set to high, the corresponding converter starts up with soft start as previously described.

Pulling the enable pin low forces the device into shutdown, with a shutdown quiescent current as defined in the electrical characteristics. In this mode, the P and N-Channel MOSFETs are turned-off, the and the entire internal control circuitry is switched-off. If disabled, the outputs of the LDOs are pulled low by internal 350Ω resistors, actively discharging the output capacitor. For proper operation, the enable pins must be terminated and must not be left unconnected.

RESET

The TPS65051, TPS65052, TPS65054 and TPS65056 contain circuitry that can generate a reset pulse for a processor with a 100 ms delay time. The input voltage at a comparator is sensed at an input called threshold. When the voltage exceeds the threshold, the output goes high with a 100-ms delay time. A hysteresis can be defined with an external resistor connected to the hysteresis input. This circuitry is functional as soon as the supply voltage at V_{CC} exceeds the undervoltage lockout threshold. Therefore, the TPS6505x has a shutdown current (all DCDC converters and LDOs are off) of 9 μA in order to supply bandgap and comparator.

Figure 21. RESET Pulse Circuit

Push-Button ON-OFF (PB-ON-OFF)

The TPS65050 provides a PB-ON-OFF functionality instead of supervising a voltage with the threshold and hysteresis inputs. The output at PB_OUT is held low after voltage is applied at V_{CC} . Only after the input at PB-IN is pulled high once, the output driver at PB_OUT goes to its inactive state, driven high with its external pullup resistor. Further low-high pulses at PB-IN toggles the status of the PB_OUT output, and can be used to shutdown and start the converter with a single push on a button by connecting the PB_OUT output to the enable input of the converters.

Figure 22. Push-Button Circuit

Short-Circuit Protection

All outputs are short-circuit protected with a maximum output current as defined in the Electrical Characteristics.

Thermal Shutdown

As soon as the junction temperature, T_{J} , exceeds 150°C (typically) for the DC/DC converters, the device goes into thermal shutdown. In this mode, the P and N-Channel MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown for one of the DC/DC converters disables both converters simultaneously.

The thermal shutdown temperature for the LDOs are set to typically 140°C. Therefore, a LDO which may be used to power an external voltage never heats up the chip high enough to turn off the DC/DC converters. If one LDO exceeds the thermal shutdown temperature, all LDOs turns off simultaneously.

Low Dropout Voltage Regulators

The low dropout voltage regulators are designed to operate well with small ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 280 mV at rated output current. Each LDO supports a current limit feature. The LDOs are enabled by the EN_LDO1, ENLDO2, EN_LDO3 and EN_LDO4 pin. In TPS65050 and TPS65052, the output voltage of the LDOs is set using 4 pins. The DEFLDO1 to DEFLDO4 pins can either be connected to GND or Vbat (V_{CC}) to define a set of output voltages for LDO1 to LDO4 according to table 1. Connecting the DEFLDOx pins to a voltage different from GND or V_{CC} causes increased leakage current into V_{CC} . In TPS65051 and TPS65054, the output voltage of the LDOs is set using external resistor dividers.

TPS65050 and TPS65052 default voltage options adjustable with DEFLDO4…DEFLDO1 according to Table 1.

Table 1. Default Options

APPLICATION INFORMATION

Output Voltage Setting

Converter 1 (DCDC1)

The output voltage of converter 1 can be set by an external resistor network. The output voltage can be calculated using Equation 4.

$$
V_{\text{O}} = V_{\text{ref}} \times \left(1 + \frac{\text{R1}}{\text{R2}}\right) \tag{4}
$$

with an internal reference voltage V_{ref} , 0.6 V.

Setting the total resistance of R1 + R2 to less than 1 M Ω is recommended. The resistor network connects to the input of the feedback amplifier, therefore, requiring a small feedforward capacitor in parallel to R1. A typical value of 47 pF is sufficient.

Converter 2 (DCDC2)

The output voltage of converter 2 can be selected as following:

- Adjustable output voltage defined with external resistor network on pin DEFDCDC2. This option is available for TPS65050 and TPS65051.
- Two default fixed output voltages selectable by pin DEFDCDC2, see Table 2. This option is available for TPS65052 and TPS65054.

Converter 2	$DEFDCDC2 = low$	$DEFDCDC2 = high$
TPS65050	--	\sim \sim
TPS65051	$- -$	$\overline{}$
TPS65052	1 V	1.3V
TPS65054	1.3V	1.05V
TPS65056	1 V	1.3V

Table 2. Default Fixed Output Voltages

The adjustable output voltage can be calculated similar to the DCDC1 converter. Setting the total resistance of R3 + R4 to less than 1 MΩ is recommended. Route the DEFDCDC2 line separate from noise sources, such as the inductor or the L2 line. The VDCDC2 line needs to be directly connected to the output capacitor. As the VDCDC2 line is the feedback to the internal amplifier, no feedforward capacitor at R3 is needed.

Using an external resistor divider at DEFDCDC2:

Figure 23. External Resistor Divider

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

$$
V_O = V_{(DEFDCDC2)} \times \frac{R3 + R4}{R4} \qquad R3 = R4 \times \left(\frac{V_O}{V_{(DEFDCDC2)}}\right) - R4
$$
 (5)

See Table 3 for typical resistor values:

Table 3. Typical Resistor Values

Output Filter Design (Inductor and Output Capacitor)

Inductor Selection

The two converters operate with 2.2-μH output inductor. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance directly influences the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency. The minimum inductor value is 1.5 μH, but an output capacitor of 22 μF minimum is needed in this case. For an output voltage above 2.8 V, an inductor value of 3.3 μH minimum is recommended. Lower values result in an increased output voltage ripple in PFM mode.

Equation 6 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 6. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$
\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \qquad I_{L}(\text{max}) = I_{O}(\text{max}) + \frac{\Delta I_{L}}{2}
$$
(6)

with:

 $f =$ Switching Frequency (2.25-MHz typical)

 \mathbf{v}

- $L = Inductor Value$
- ΔI_1 = Peak-to-peak inductor ripple current
- I_1 max = Maximum Inductor current

The highest inductor current occurs at maximum V_I. Open core inductors have a soft saturation characteristic, and they can normally handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Consideration must be given to the difference in the core material from inductor to inductor which has an impact on the efficiency especially at high switching frequencies. See [Table 4](#page-26-0) and the typical applications for possible inductors.

Table 4. Tested Inductors

Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the two converters allow the use of small ceramic capacitors with a value of 22-μF (typical), without having large output voltage undershoots and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple, and are recommended.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. For completeness, the RMS ripple current is calculated as:

$$
I_{(RMSCout)} = V_O \times \frac{1 - \frac{V_O}{V_I}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}
$$
(7)

At nominal load current, the inductive converters operate in PWM mode, and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$
\Delta V_{\text{O}} = V_{\text{O}} \times \frac{1 - \frac{V_{\text{O}}}{V_{\text{I}}}}{L \times f} \times \left(\frac{1}{8 \times C_{\text{O}} \times f} + \text{ESR}\right)
$$
\n(8)

Where the highest output voltage ripple occurs at the highest input voltage $\mathsf{V}_{\mathsf{I}}.$

At light load currents, the converters operate in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The converters need a ceramic input capacitor of 10 μF. The input capacitor can be increased without any limit for better input voltage filtering.

Low Drop Out Voltage Regulators (LDOs)

The output voltage of all 4 LDOs in TPS65051, TPS65054 and TPS65056 are set by an external resistor network. The output voltage is calculated using Equation 9:

$$
V_{\rm O} = V_{\rm ref} \times \left(1 + \frac{\rm R5}{\rm R6}\right) \tag{9}
$$

with an internal reference voltage, V_{ref} , 1 V (typical)

Setting the total resistance of R5 + R6 to less than 1 M Ω is recommended. Typically, there is no feedforward capacitor needed at the voltage dividers for the LDOs.

$$
V_O = V_{(FB_LDOs)} \times \frac{R5 + R6}{R6} \qquad R5 = R6 \times \left(\frac{V_O}{V_{(FB_LDOs)}}\right) - R6 \qquad (10)
$$

Typical resistor values:

Table 6. Typical Resistor Values

LAYOUT CONSIDERATIONS

Application Circuits

PB-ONOFF and Sequencing

The PB-ONOFF output can be used to enable one or several converters. After power up, the PB_OUT pin is low, and pulls down the enable pins connected to PB_OUT; EN_DCDC1, and EN_LDO1 in [Figure 24.](#page-28-0) When PB_IN is pulled to V_{CC} for longer than 32 ms, the PB_OUT pin is turned off, hence the enable pins pulled high using a pull-up resistor to V_{CG} . This enables the DCDC1 converter and LDO1. The output voltage of DCDC1 (V_{OUT} 1) is used as the enable signal for DCDC2 and LDO2 to LDO4. LDO1 with its output voltage of 3.3 V and LDO2 for an output voltage of 2.5 V are powered from the battery ($V_{(bat)}$) directly. To save power, the input voltage for the lower voltage rails at LDO3 and LDO4 are derived from the output of the step-down converters, keeping the voltage drop at the LDOs low to increase efficiency. As LDO3 and LDO4 are powered from the output of DCDC1, the total output current on V_{OUT} 1, LDO3 and LDO4 must not exceed the maximum rating of DCDC1.

[Figure 25](#page-29-0) shows the power up timing for this application.

28 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS710A&partnum=TPS65050) Copyright © 2007, Texas Instruments Incorporated

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

www.ti.com

TEXAS INSTRUMENTS

书

Figure 24. PB_ON/OFF Circuit

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

Figure 25. Power Up Timing

RESET

TPS65051, TPS65052, TPS65054 and TPS65056 contain a comparator that are used to supervise a voltage connected to an external voltage divider, and generate a reset signal if the voltage is lower than the threshold. The rising edge is delayed by 100 ms at the open drain RESET output. The values for the external resistors R3 to R5 are calculated as follows:

 V_L = lower voltage threshold

 V_H = higher voltage threshold

 V_{REF} = reference voltage (1 V)

Example:

- $V_L = 3.3 V$
- $V_H = 3.4 V$
	- Set $R5 = 100$ kΩ
	- \rightarrow R3 + R4 = 240 kΩ
	- \rightarrow R4 = 3.03 kΩ
	- \rightarrow R3 = 237 kΩ

SLVS710A–JANUARY 2007–REVISED AUGUST 2007

Revision History

Changes from Original (January 2007) to Revision A .. Page

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

www.ti.com 10-Jun-2014

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS65051 :

• Automotive: [TPS65051-Q1](http://focus.ti.com/docs/prod/folders/print/tps65051-q1.html)

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

EVA TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

MECHANICAL DATA

- Β. This drawing is subject to change without notice.
- $C.$ QFN (Quad Flatpack No-Lead) Package configuration.
- \bigtriangleup The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

RSM (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

- NOTES: All linear dimensions are in millimeters. А.
	- В. This drawing is subject to change without notice.
	- Publication IPC-7351 is recommended for alternate designs. C.
	- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack D. Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated