

System Basis Chip with Integrated LIN and Voltage Regulator

NCV7428

Description

NCV7428 is a System Basis Chip (SBC) integrating functions typically found in automotive Electronic Control Units (ECUs). NCV7428 provides and monitors the low-voltage power supply for the application microcontroller and other loads and includes a LIN transceiver.

Features

- Control Logic
 - Ensures Safe Power-up Sequence and the Correct Reaction to Different Supply Conditions
 - Controls Mode Transitions Including the Power Management and Bus Wakeup Treatment
 - Generates Reset
- 3.3 V or 5 V V_{OUT} Supply Depending on the Version from a Low-drop Voltage Regulator
 - Can Deliver up to 70 mA with Accuracy of $\pm 2\%$
 - Supplies Typically the ECU's Microcontroller
 - Undervoltage Detector with a Reset Output to the Supplied Microcontroller
- LIN Transceiver
 - ◆ LIN2.x and J2602 Compliant
 - TxD Dominant Timeout Protection
 - Transceiver Mode Controlled by Dedicated Input Pin
- Protection and Monitoring Functions
 - ◆ Thermal Shutdown Protection
 - ◆ Load Dump Protection (45 V)
 - LIN Bus Pin Protected Against Transients in an Automotive Environment
 - ESD Protection Level for LIN and $V_S > \pm 8 \text{ kV}$
- Wettable Flank Package for Enhanced Optical Inspection

Quality

- AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Automotive
- Industrial Networks



D SUFFIX



MARKING DIAGRAMS






 $\begin{array}{cccc} \text{NV7428} &= \text{Specific Device Code} \\ \text{x} &= -: \text{Normal slope} \\ \text{L}: \text{Low slope} \\ \text{y} &= 3:3.3 \text{ V V}_{\text{OUT}} \\ & 5:5.0 \text{ V V}_{\text{OUT}} \end{array}$

A = Assembly Location L = Wafer Lot

Y = Year
W = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 17 of this data sheet.

BLOCK DIAGRAM




Figure 1. Block Diagram

Table 1. PIN DESCRIPTION

Pin Number	Pin Name	Pin Type	Pin Function
1	V _S	Battery supply input	Principle power supply of the device
2	EN	LV LIN enable input; internal pull-down	Input of the LIN block enable signal
3	GND	Ground connection	Ground connection
4	LIN	LIN bus interface	LIN bus line
5	RxD	LV digital output; push-pull	Output of data received on LIN bus
6	TxD	LV digital input; internal pull-up	Input of the data to be transmitted from LIN bus
7	RSTN	LV digital output; open drain; internal pull–up	System reset
8	V _{OUT}	LV supply output	Output of the 5 V or 3.3 V/70 mA low-drop regulator (for the MCU)
EP	EP	Exposed Pad	Connect to GND or leave floating

NOTE: (LV = Low Voltage; HV = High Voltage)

APPLICATION INFORMATION




Figure 2. Example Application Diagram

External Components

Overview of external components from application schematic in Figure 2 is given in Table 2 together with their recommended or required values.

Table 2. EXTERNAL COMPONENTS OVERVIEW

Component Name	Description	Value	Note
D _{REV}	Reverse polarity protection diode	parameters application–specific; e.g. 0.5 A / 50 V	required values and types depend on the V _{OUT} load and the application needs
C _{VS}	Filtering capacitor for the battery input	recommended >100 nF ceramic	and the application fleeds
C _{VOUT}	Voltage regulator output filtering and stabilization capacitor	> 1.8 μF, ESR < 7 Ω	
D _{PU_LIN}	Master node Pull-up diode on LIN line		required only for master
R _{PU_LIN}	Master node Pull-up resistor on LIN line	1 kΩ nominal, ≥500 mW	LIN node
C _{LIN_M}	Filtering capacitor on LIN line (Master node)	typically 1 nF	optional; is function of the entire LIN network
C _{LIN_S}	Filtering capacitor on LIN line (Slave node)	typically 100 pF – 220 pF	optional; is function of the entire LIN network
R _{PU_RSTN}	Pull-up resistor at RSTN pin	recommended 10 kΩ nominal	optional; depends on application needs

Table 3. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units
V _S	Maximum DC voltage at V _S pin		45	V
V _{OUT}	Maximum voltage at V _{OUT} pin		6	V
V _{LIN}	Maximum voltage at LIN bus pin	-45	45	V
V _{Dig_IO_inputs}	Maximum voltage at digital input pins (TxD, EN)	-0.3	45	V
V _{Dig_IO_outputs}	Maximum voltage at digital output pins (RxD, RSTN)	-0.3	V _{OUT} +0.3	V
TJ	Junction temperature range	-40	+170	°C
T _{STG}	Storage temperature range	-55	+150	°C
V _{ESD}	System ESD at pins VS, LIN as per IEC 61000–4–2: 330 Ω / 150 pF (Verified by external test house)	≥ ±14		kV
	Human body model at pins VS, LIN stressed towards GND with 1500 Ω / 100 pF	≥ ±8		kV
	Human body model at all pins as per JESD22-A114 / AEC-Q100-002		≥ ±4	kV
	Charge device model at all pins as per JESD22-C101 / AEC-Q100-011	≥ ±500		V
	Machine model; (200 pF; 0.75 μ H; 10 Ω) as per JESD22–A115 / AEC–Q100–003		±200	V
MSL	Moisture Sensitivity Level SOIC DFN		2 1	-
T _{SLD}	Lead temperature Soldering - Reflow (SMD styles only), Pb-Free (Note 1)		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. OPERATING RANGES

Symbol	Parameter	Min	Max	Units
Vs	VS operating voltage for parametric operation (Note 2)		28	V
	VS operating voltage for limited operation (Note 2)	4	28	V
I _{VOUT}	Current delivered by the V _{OUT} regulator		-	mA
V_{LIN}	Operating voltage at LIN bus pin		V _S	V
V _{Dig_IO_inputs}	Operating voltage at digital input pins (TxD, EN)	0	5.5	V
V _{Dig IO outputs}	Operating voltage at digital output pins (RxD, RSTN)	0	V _{OUT}	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 5. THERMAL CHARACTERISTICS

Rating		Value	Unit
Thermal Characteristics, SOIC-8 (Note 3) Thermal Resistance Junction-to-Air, Free air, 1S0P PCB (Note 4) Thermal Resistance Junction-to-Air, Free air, 2S2P PCB (Note 5)	$egin{array}{l} R_{ hetaJA} \ R_{ hetaJA} \end{array}$	125 75	°C/W °C/W
Thermal Characteristics, DFN-8 (Note 3) Thermal Resistance Junction-to-Air, Free air, 1S0P PCB (Note 4) Thermal Resistance Junction-to-Air, Free air, 2S2P PCB (Note 5)	$egin{array}{c} R_{ hetaJA} \ R_{ hetaJA} \end{array}$	133 55	°C/W °C/W

Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

^{1.} For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

^{2.} Below 5.5 V at V_S pin in normal mode, the bus will either stay recessive or comply with the voltage level specifications and transition time specifications as required by SAE J2602. It is ensured by the battery monitoring circuit. Above 28 V at V_S pin, LIN communication is operational (LIN pin toggling) but parameters cannot be guaranteed. For higher battery voltage operation above 28 V, LIN pull-up resistor must be selected large enough to avoid clamping of LIN pin by voltage drop over external pull-up resistor and LIN pin min current limitation.

Values based on test board according to EIA/JEDEC Standard JESD51–3, signal layer with 10% trace coverage.

Values based on test board according to EIA/JEDEC Standard JESD51–7, signal layers with 10% trace coverage for the signal layer and 4 thermal vias connected between exposed pad and first inner Cu layer.

Definitions

The characteristics defined in this section are guaranteed within the operating ranges listed in Table 4, unless stated otherwise. All voltages are referenced to GND (Pin 3). Positive currents flow into the respective pin.

Table 6. DC CHARACTERISTICS ($V_S = 5.5 \text{ V}$ to 28 V; $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; Bus Load = 500Ω (V_S to LIN); unless otherwise specified. Typical values are given at $V_S = 12 \text{ V}$ and $T_J = 25^{\circ}\text{C}$, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SUPPLY MONITO	DRING					
V _{S_PORH}	$V_{\mbox{\scriptsize S}}$ threshold for the power–up of the circuit	V _S rising	3.3	_	4	V
V _{S_PORL}	V _S threshold for the Shutdown of the circuit	V _S falling	2.2	-	3	V
V _{OUT_RES_5}	V _{OUT} monitoring threshold NV7428–5	V _{OUT} falling	4.55	-	4.75	V
V _{OUT_RES_33}	V _{OUT} monitoring threshold NV7428–3	V _{OUT} falling	2.97	-	3.135	V
V _{OUT_RES_hys5}	V _{OUT} monitoring threshold hysteresis for NV7428–5		-	0.1	-	V
V _{OUT_RES_hys33}	V _{OUT} monitoring threshold hysteresis for NV7428–3		-	0.06	-	V
CURRENT CONS	SUMPTION					
VS_LIN_Active_rec	V _S supply current	LIN Active, LIN bus recessive	-	_	1.8	mA
Ivs_LIN_Wakeup	V _S supply current (Note 8)	Standby mode; LIN Wakeup, LIN bus recessive; I _{VOUT} = 0 mA V _S = 13.5 V, T _J < 105°C	-	25	33	μΑ
l _{VS_Sleep}	V _S supply current (Note 8)	Sleep mode; LIN Wakeup, LIN bus recessive; V_{OUT} off, V_{OUT} < 0.5 V V_{S} = 13.5 V, T_{J} < 105°C	-	12	18	μΑ
V _{OUT} REGULATO	DR .	•	•	•	-	
V _{OUT_5}	V _{OUT} regulator output voltage (Note 6)	V_{OUT} regulator active, 0 < I_{VOUT} < 70 mA, Static regulation, V_S = 5.5 V to 28 V	4.9	5	5.1	V
V _{OUT_33}	V _{OUT} regulator output voltage (Note 6)	V_{OUT} regulator active, 0 < I_{VOUT} < 70 mA, Static regulation, V_S = 4.5 V to 28 V	3.234	3.3	3.366	V
V _{OUT_5_EMC}	V _{OUT} regulator output voltage under EMC (Note 8)	DPI EMC test applied to LIN pin. No bus capacitor. SOIC8 package; (Note 7)	4.85	5	5.15	V
V _{OUT_33_EMC}	V _{OUT} regulator output voltage under EMC (Note 8)	DPI EMC test applied to LIN pin. No bus capacitor. SOIC8 package; (Note 7)	3.201	3.3	3.399	V
I _{LIM_VOUT}	V _{OUT} current limitation	V _{OUT} regulator active; current flowing to V _{OUT} load	70	120	350	mA
V _{DROP_} VOUT	Drop-out voltage between V _S and V _{OUT}	5.5 V < V _S < 40 V; I _{VOUT} = 70 mA	-	-	0.55	٧
I _{SINK_} VOUT	V _{OUT} sink current	V _{OUT} regulator active, current flowing into the V _{OUT} pin	100	240	400	μΑ
C _{VOUT}	V _{OUT} regulator filtering capacitance (Note 9)	Equivalent series resistance < 7 Ω	1.8	10	-	μF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 6. In case LIN bus capacitor of at least 82 pF is not used V_{OUT 5} _{EMC} and V_{OUT 33} _{EMC} needs to be taken into account.

 7. Tested according to: LIN Conformance Test Specification Package for LIN 2.1, October 10th, 2008. Verified by external test house.

 8. Values based on design and characterization. Not tested in production.
- 9. In parallel with this capacitor any other capacitor can be placed with no limit to ESR and capacitance value
- 10. The voltage drop in Normal mode between LIN and V_S pin is the sum of the diode drop and the drop at serial pull-up resistor. The drop at the switch is negligible. See Figure 1.

Table 6. DC CHARACTERISTICS (V_S = 5.5 V to 28 V; T_J = -40°C to +150°C; Bus Load = 500 Ω (V_S to LIN); unless otherwise specified. Typical values are given at $V_S = 12 \text{ V}$ and $T_J = 25^{\circ}\text{C}$, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
LIN TRANSMITTI	ER					-
V _{LIN_dom_LoSup}	LIN dominant output voltage	TxD = Low; V _S = 7.3 V	-	-	1.2	V
V _{LIN dom HiSup}	LIN dominant output voltage	TxD = Low; V _S = 18 V	-	-	2.0	V
V _{LIN_REC}	LIN recessive output voltage	TxD = High; I _{LIN} = 10 μA (Note 10)	V _S – 1.5	_	Vs	V
I _{LIN_lim}	Short circuit current limitation	V _{LIN} = V _S = 18 V	40	_	200	mA
R _{slave}	Internal Pull-up Resistance	LIN Normal or Receive-only mode	20	33	47	kΩ
C _{LIN}	Capacitance at pin LIN (Note 8)		-	20	30	pF
LIN Receiver						
V_{bus_dom}	Bus voltage for Dominant state		-	-	0.4	Vs
V _{bus_rec}	Bus voltage for Recessive state		0.6	-		Vs
V _{rec_dom}	Receiver threshold	LIN bus going from Recessive to Dominant	0.4	-	0.6	Vs
V _{rec_rec}	Receiver threshold	LIN bus going from Dominant to Recessive	0.4	-	0.6	Vs
V _{rec_cnt}	Receiver center voltage	(V _{rec_dom} + V _{rec_rec})/2	0.475	-	0.525	Vs
V _{rec_hys}	Receiver hysteresis	V _{rec_rec} - V _{rec_dom}	0.05	-	0.175	Vs
I _{LIN_off_dom}	LIN output current, Bus in dominant state	LIN Active Mode, Driver Off; V _S = 12 V, V _{LIN} = 0 V	-1	-	-	mA
I _{LIN_off_dom_wake}	LIN output current, Bus in dominant state	LIN Wakeup Mode; V _S = 12 V, V _{LIN} = 0 V	-20	-15	-2	μΑ
I _{LIN_off_rec}	LIN output current, Bus in recessive state	Driver Off; V _S < 18 V; V _S < V _{LIN} < 18 V	-	-	1	μΑ
I _{LIN_no_GND}	LIN current with missing GND	V _S = GND = 12 V; 0 < V _{LIN} < 18 V	-1	-	1	mA
I _{LIN_no_VBB}	LIN current with missing V _S	V _S = GND = 0 V; 0 < V _{LIN} < 18 V	-	-	5	μΑ
PIN EN						
V_{IL} EN	Low-level input voltage		-0.3	_	0.8	V
V _{IH_EN}	High-level input voltage		2	-	5.5	V
R _{pulldown_EN}	Pull-down resistance to GND		55	100	185	kΩ
PIN TxD						
V_{IL_TxD}	Low-level input voltage		-0.3	_	0.8	V
V _{IH_TxD}	High-level input voltage		2	-	5.5	V
R _{pullup_TxD}	Pull-up resistance to V _{OUT}		55	100	185	kΩ
I _{leak_TxD}	Leakage current	V _{TxD} = V _{OUT} = 5.5 V	-1	0	1	μΑ
PIN RSTN						
I _{OL_RSTN}	Low-level output driving current	V _S = 4 V to 28 V; V _{RSTN} = 0.4 V	4	-	30	mA
V _{OL_RSTN}	Low-level output voltage	V _S = 2 V to 4 V; V _{OUT} = 0 V to 5.5 V; I _{RSTN} = 100 μA	-	-	0.1	V _{OUT}
		V_S < 2 V; V_{OUT} = 1 V to 5.5 V; I_{RSTN} = 100 μA	-	-	0.1	V _{OUT}
R _{pullup_RSTN}	Pull-up resistance to V _{OUT}		55	100	185	kΩ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 6. In case LIN bus capacitor of at least 82 pF is not used V_{OUT 5 EMC} and V_{OUT 33 EMC} needs to be taken into account.

 7. Tested according to: LIN Conformance Test Specification Package for LIN 2.1, October 10th, 2008. Verified by external test house.

 8. Values based on design and characterization. Not tested in production.
- 9. In parallel with this capacitor any other capacitor can be placed with no limit to ESR and capacitance value
- 10. The voltage drop in Normal mode between LIN and V_S pin is the sum of the diode drop and the drop at serial pull-up resistor. The drop at the switch is negligible. See Figure 1.

Table 6. DC CHARACTERISTICS (V_S = 5.5 V to 28 V; T_J = -40°C to +150°C; Bus Load = 500 Ω (V_S to LIN); unless otherwise specified. Typical values are given at $V_S = 12 \text{ V}$ and $T_J = 25^{\circ}\text{C}$, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PIN RSTN						
V _{S_DigOut_Low}	V _S level guaranteeing Low level at RSTN pin	Shutdown mode; Low level guaranteed for $V_S > V_{S_DigOut_Low}$	-	_	2	V
PIN RxD						
I _{OL_RXD}	Low-level output driving current	V _{RxD} = 0.4 V	0.4	-	-	mA
I _{OH_RXD}	High-level output driving current	V _{RXD} = V _{OUT} - 0.4 V	-	-	-0.16	mA
THERMAL SHUT	TDOWN					
T _{J_SD}	Junction temperature for thermal Shutdown		160	180	200	°C
T _{J_SD_hys}	Thermal Shutdown hysteresis		-	10	-	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- In case LIN bus capacitor of at least 82 pF is not used V_{OUT 5 EMC} and V_{OUT 33 EMC} needs to be taken into account.
 Tested according to: LIN Conformance Test Specification Package for LIN 2.1, October 10th, 2008. Verified by external test house.
 Values based on design and characterization. Not tested in production.
- 9. In parallel with this capacitor any other capacitor can be placed with no limit to ESR and capacitance value
- 10. The voltage drop in Normal mode between LIN and V_S pin is the sum of the diode drop and the drop at serial pull-up resistor. The drop at the switch is negligible. See Figure 1.

Table 7. AC CHARACTERISTICS ($V_S = 5.5 \text{ V}$ to 28 V; $T_J = -40^{\circ}\text{C}$ to +150°C; unless otherwise specified. For the transmitter parameters, the following bus loads are considered: L1 = 1 k Ω / 1 nF; L2 = 660 Ω / 6.8 nF; L3 = 500 Ω / 10 nF)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IN TRANSMITTER						
D1	Duty Cycle 1 = t _{BUS_REC(min)} / (2 x t _{BIT})	Normal slope $TH_{REC(max)} = 0.744 \text{ x V}_S$ $TH_{DOM(max)} = 0.581 \text{ x V}_S$ $t_{BIT} = 50 \mu \text{s}$ $V_S = 7 \text{ V to } 18 \text{ V}$	0.396	-	0.5	_
D2	Duty Cycle 2 = t _{BUS_REC(max)} / (2 x t _{BIT})	Normal slope $ \begin{array}{l} \text{TH}_{REC(min)} = 0.422 \text{ x V}_S \\ \text{TH}_{DOM(min)} = 0.284 \text{ x V}_S \\ \text{t}_{BIT} = 50 \mu\text{s} \\ \text{V}_S = 7.6 \text{ V to } 18 \text{ V} \end{array} $	0.5	-	0.581	-
D3	Duty Cycle 3 = t _{BUS_REC(min)} / (2 x t _{BIT})	Normal and Low slope $ \begin{array}{l} \text{TH}_{REC(max)} = 0.778 \times V_S \\ \text{TH}_{DOM(max)} = 0.616 \times V_S \\ \text{t}_{BIT} = 96 \ \mu \text{s} \\ \text{V}_S = 7 \ \text{V} \ \text{to} \ 18 \ \text{V} \end{array} $	0.417	-	0.5	-
D4	Duty Cycle 4 = t _{BUS_REC(max)} / (2 x t _{BIT})	Normal and Low slope $ \begin{array}{l} TH_{REC(min)} = 0.389 \times V_S \\ TH_{DOM(min)} = 0.251 \times V_S \\ t_{BIT} = 96 \ \mu s \\ V_S = 7.6 \ V \ to \ 18 \ V \end{array} $	0.5	-	0.590	-
t _{fallNS}	LIN falling edge normal slope	Normal Mode; V _S = 12 V	-	ı	22.5	μs
t _{riseNS}	LIN rising edge normal slope	Normal Mode; V _S = 12 V	-	-	22.5	μs
t _{symNS}	LIN slope symmetry normal slope	Normal Mode; V _S = 12 V	-4	0	4	μs
t _{fallLS}	LIN falling edge low slope (Note 12)	Normal Mode; V _S = 12 V	-	1	45	μs
t_{riseLS}	LIN rising edge low slope (Note 12)	Normal Mode; V _S = 12 V	-	ı	45	μs
t _{tx_prop_down}	Propagation Delay of TxD to LIN. TxD high to low	(Note 11)	_	İ	10	μS
t _{tx_prop_up}	Propagation Delay of TxD to LIN. TxD low to high	(Note 11)	_	-	10	μs
t _{TxD_timeout}	TxD dominant timeout	TxD = Low; LIN dominant timeout enabled	9	13	24	ms
LIN RECEIVER						
t _{rec_prop_down}	Propagation delay of receiver falling edge		0.1	=	6	μs
t _{rec_prop_up}	Propagation delay of receiver rising edge		0.1	ı	6	μs
t _{rec_sym}	Propagation delay symmetry	t _{rec_prop_down} - t _{rec_prop_up}	-2	_	2	μs
t _{LIN_wake}	Dominant duration for wakeup	LIN in wakeup mode	30	80	150	μs
MODE TRANSITION	IS AND TIMEOUTS					
t _{sample_txd}	Low power mode entry EN to TxD sampling point delay	Normal mode: Figure 9, Figure 10	13	25	55	μs
t _{mode}	Normal mode or Reset mode transition time	Low power mode: Figure 9, Figure 10	13	25	55	μs
t _{lp_mode}	Low power mode transition time (Standby or Sleep)	Normal mode: Figure 9, Figure 10	27	45	91	μs
t _{reset}	RSTN pulse extension	Figure 6, Figure 7, Figure 8	3	5	10	ms
tvout res filt	Undervoltage detection filter time	Figure 6	13	25	55	μS

^{11.} Values based on design and characterization. Not tested in production.

^{12.} For low slope versions only (NV7428L5 and NV7428L3)

FUNCTIONAL DESCRIPTION

VS Supply Input

 V_S pin of NCV7428 is typically connected to the car battery through a reverse–protection diode and can be exposed to all relevant automotive disturbances (ISO7637 pulses, system ESD ...). V_S supplies mainly the integrated LIN transceiver. Filtering capacitors should be connected between V_S and GND.

During power–up of the battery supply, V_S pin must reach V_{S_PORH} level in order for the circuit to become functional – the internal state machine is initiated and the V_{OUT} regulator is activated. The circuit remains functional until V_S falls back below V_{S_PORL} level, when the device enters the Shutdown mode.

VOUT Low-drop Voltage Regulator

The application low–voltage supply is provided by an integrated low–drop voltage regulator delivering a 5 V or 3.3 V output V_{OUT} . It is able to deliver up to 70 mA with given precision and is primarily intended to supply the application microcontroller unit (MCU) and related 5 V or 3.3 V loads (e.g. its own MCU–related digital inputs/outputs). An external capacitor needs to be connected on V_{OUT} pin in order to ensure the regulator's stability and to filter the disturbances caused by the connected loads.

All low-voltage digital pins are related to V_{OUT}.

LIN Transceiver

NCV7428 integrates on-chip LIN transceiver interface between physical LIN bus and the LIN protocol controller.

This LIN physical layer is compatible to LIN2.x and J2602 specifications.

NCV7428 LIN2.2 compliant physical layer can be combined on the network with all previous LIN physical layers.

NCV7428 LIN transceiver consists of a transmitter, receiver and wakeup detector. The LIN transceiver can be connected to the bus line via LIN pin, and to the digital control through pins TxD and RxD. The functional mode of the LIN transceiver depends on the operating mode and on EN pin state – see Figure 3. The LIN transceiver is supplied directly from the V_S pin.

LIN Operating Modes

In **LIN Active mode** the transceiver can transmit and receive data via LIN bus with speed up to 20 kBaud for normal slope mode and 10 kBaud/s for low slope version. The transmit data stream of the LIN protocol is present on the TxD pin and converted by the transmitter into a LIN bus signal with controlled slew rate to minimize EMC emission. The receiver consists of the comparator that has a threshold with hysteresis in respect to the supply voltage and an input filter to remove bus noise. The LIN output is pulled HIGH via an internal pull–up resistor (typ. 30 k Ω). For master applications, it is needed to put an external resistor (typ. 1 k Ω) with a serial diode between LIN and V_S. The mode selection is done by EN = High.

The transmission is only initiated with the TxD falling edge in LIN Active mode. Entering this mode with TxD already Low will not lead to transmitting bus Dominant signal.

When leaving Normal mode (EN pin falling edge), the transmitter is deactivated immediately.

The LIN Wakeup mode can be entered if the EN pin is Low. The LIN receiver stays active to be able to detect a remote wake-up via bus. The LIN transmitter is disabled and the slave internal termination resistor of 30 k Ω between LIN and V_S is disconnected in order to minimize current consumption. Only a pull-up current source between Vs and LIN is active. The valid LIN wakeup event causes driving RxD Low until EN pin is pulled High.

A Wakeup pattern that is initiated in LIN Active mode and ends in LIN Wakeup mode is also considered a valid Wakeup event.

The LIN Wakeup mode is also forced if the device enters to the Sleep operating mode.

The **LIN Off mode** provides extreme low current consumption, LIN transceiver is fully deactivated. Pin RxD stays High (as long as V_{OUT} is provided) and logical level on TxD is ignored.

The bus pin is internally pulled to V_S with a current source (thus limiting V_S consumption in case of a permanent LIN short to GND).

This mode is entered when NCV7428 is in Shutdown mode ($V_S < V_{S_PORL}$) or in Thermal Shutdown mode ($T_J > T_{J-SD}$).




Figure 3. LIN Modes




Figure 4. LIN Wakeup Detection

OPERATING MODES

The principal operating modes of NCV7428 are shown in Figure 5 and described in the following paragraphs.




Figure 5. Operating Modes

Shutdown Mode

The Shutdown mode is a passive state, in which all NCV7428 resources are inactive. The Shutdown mode provides a defined starting point for the circuit in case of supply undervoltage, thermal Shutdown or the first supply connection.

On-chip power-supply V_{OUT} is switched off and the LIN pin remains passive so that it does not disturb the communication of other nodes connected to the LIN bus. RxD pin stays pulled to V_{OUT} . No wakeups can be detected.

RSTN pin is forced Low – RSTN Low level is guaranteed for V_S supply above $V_{S\ DigOut\ Low}$.

The Shutdown mode is entered asynchronously whenever the V_S level falls below the power-on-reset level V_{SPORL} .

The Shutdown mode is left only when the V_S supply exceeds the high power-on-reset level V_{S_PORH} while junction temperature is below T_{J_SD} . When exiting the Shutdown mode, NCV7428 always enters the Reset mode.

RESET Mode

The Reset mode is a transient mode providing a defined RSTN pulse for the application microcontroller.

 V_{OUT} supply is kept active. The LIN pin is passive so that it does not disturb the communication of other nodes connected to the bus. RxD pin is High if no wakeup was detected, RxD Low level indicates pending LIN wakeup. Pin RSTN is forced Low.

Reset mode will be entered as a consequence of one of the following events:

- Shutdown mode is exited
- Thermal Shutdown mode is exited
- V_{OUT} voltage falls below V_{OUT RES} level
- LIN wakeup or EN = High was detected in Sleep mode Normally, the Reset mode is left when V_{OUT} voltage is above V_{OUT_RES} threshold and defined time t_{reset} elapses.
 The RSTN pin is internally released to High and the chip then goes to the Normal or Standby mode, depending on EN state.

Normal Mode

Normal mode is entered from Standby mode after a host request – driving EN pin High (Figure 9), or if EN pin is

High when leaving Reset mode - t_{reset} time elapsed (Figure 8).

LIN transceiver is in Active mode. V_{OUT} is kept on. Pin RSTN remains High.

Standby Mode

Standby mode is entered from Normal mode after host request – EN pin falling edge followed by TxD pin High. TxD is sampled t_{sample_txd} after EN edge (Figure 9). Standby mode is also entered if EN pin is Low when leaving Reset mode – t_{reset} time elapsed (Figure 7).

LIN transceiver is in Wakeup mode – RxD pin is latched Low after valid Wakeup recognition until Normal mode is requested. V_{OUT} is kept active. Pin RSTN remains High.

Sleep Mode

Sleep mode can be only entered from Normal mode after a host request – EN pin falling edge followed by TxD pin Low. LIN transmitter is blocked immediately after EN pin falling edge, therefor TxD pin and EN pin can be set Low at the same moment. TxD is sampled t_{sample_txd} after EN pin edge (Figure 10).

V_{OUT} regulator is switched off, LIN transceiver is in the Wakeup mode.

If LIN wakeup is detected or EN goes High, Reset mode is entered. LIN wakeup is signaled by RxD, which remains Low until Normal mode is restored (EN is High).

Thermal Shutdown

The device junction temperature is monitored in order to avoid permanent degradation or damage of the chip. Junction temperature exceeding the Shutdown level T_{J_SD} puts the chip into Thermal Shutdown mode.

In Thermal Shutdown mode, V_{OUT} regulator is switched off. LIN transceiver is in Wakeup mode and can detect bus Wakeup. RxD pin stays pulled to V_{OUT} or is driven Low after valid Wakeup recognition. RSTN pin is pulled low. The mode is automatically left only when the junction cools down below the $T_{J\ SD}$ threshold.




Figure 6. V_{OUT} Regulator Voltage Monitoring




Figure 7. Operating Modes, Transition from Reset to Standby Mode




Figure 8. Operating Modes, Transition from Reset to Normal Mode




Figure 9. Operating Modes, Transition from Normal to Standby Mode




Figure 10. Operating Modes, Transition from Normal to Sleep Mode




Figure 11. Definition of LIN Duty Cycle Parameters




Figure 12. Definition of LIN Edge Parameters




Figure 13. Definition of LIN Transmitter Timing Parameters




Figure 14. Definition of LIN Receiver Timing Parameters

ORDERING INFORMATION

Part Number	Description	Marking	Package	Shipping [†]
NCV7428D15R2G	LIN transceiver with 5 V regulator	NV7428-5	SOIC-8	3000 / Tape & Reel
NCV7428D13R2G	LIN transceiver with 3.3 V regulator	NV7428-3	(Pb-Free)	
NCV7428D1L5R2G	LIN transceiver with 5 V regulator, low slope LIN	NV7428L5		
NCV7428D1L3R2G	LIN transceiver with 3.3 V regulator, low slope LIN	NV7428L3		
NCV7428MW5R2G	LIN transceiver with 5 V regulator	NV7428-5	DFNW8	3000 / Tape & Reel
NCV7428MW3R2G	LIN transceiver with 3.3 V regulator	NV7428-3	Wettable Flanks (Pb-Free)	
NCV7428MWL5R2G	LIN transceiver with 5 V regulator, low slope LIN	NV7428L5		
NCV7428MWL3R2G	LIN transceiver with 3.3 V regulator, low slope LIN	NV7428L3		


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


DFNW8 3x3, 0.65P CASE 507AB ISSUE E SCALE 2:1


DATE 02 JUL 2021


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION & APPLIES TO PLATED
 TERMINALS AND IS MEASURED BETWEEN
 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- 5. THIS DEVICE CONTAINS WETTABLE FLANK
 DESIGN FEATURES TO AID IN FILLET
 FORMATION ON THE LEADS DURING MOUNTING.











GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code

A = Assembly Location

L = Wafer Lot

Y = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " =", may or may not be present. Some products may not follow the Generic Marking.

g.					
DOCUMENT NUMBER: 98AON14978G Electronic versions are uncontrolled except when accessed directly from the Do Printed versions are uncontrolled except when stamped "CONTROLLED COPY"					
DESCRIPTION:	DFNW8 3x3, 0.65P		PAGE 1 OF 1		


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




DATE 18 MAY 2015



NOTES 3&7






NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.004 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006 mm PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTER-MOST EXTREMES OF THE PLASTIC BODY AT DATUM H. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM H.
- DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

	MILLIMETERS			
DIM	MIN	MAX		
Α		1.75		
A1	0.10	0.25		
A2	1.25			
b	0.31	0.51		
С	0.10	0.25		
D	4.90	BSC		
E	6.00	BSC		
E1	3.90	BSC		
е	1.27	BSC		
h	0.25	0.41		
L	0.40	1.27		
L2	0.25	BSC		

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

= Assembly Location Α = Wafer Lot L Υ = Year

W

= Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G", may or not be present.

DOCUMENT NUMBER:	98AON34918E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales