74ABT374AOctal D-type flip-flop; positive-edge trigger; 3-stateRev. 2 - 18 December 2012Product data sheet

1. General description

The 74ABT374A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT374A is an 8-bit, edge triggered register coupled to eight 3-state output buffers. The two sections of the device are controlled independently by the clock input (CP) and output enable input (\overline{OE}) control gates.

The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors. The active LOW output enable $\overline{(OE)}$ controls all eight 3-state buffers independent of the clock operation.

When \overline{OE} is LOW, the stored data appears at the outputs. When \overline{OE} is HIGH, the outputs are in the high-impedance "OFF" state, which means they will neither drive nor load the bus.

2. Features and benefits

- 8-bit positive edge triggered register
- 3-state output buffers
- Power-on 3-state
- Power-on reset
- Output capability: +64 mA/–32 mA
- Latch-up protection exceeds 500 mA per JESD78B class II level A
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Live insertion/extraction permitted





Octal D-type flip-flop; positive-edge trigger; 3-state

Ordering information 3.

Table 1. Orde	ering information			
Type number	Package			
	Temperature range	Name	Description	Version
74ABT374AN	–40 °C to +85 °C	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1
74ABT374AD	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74ABT374ADB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1
74ABT374APW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1

Functional diagram 4.






Octal D-type flip-flop; positive-edge trigger; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.Pin description

Symbol	Pin	Description
OE	1	3-state output enable input (active LOW)
D0, D1, D2, D3, D4, D5, D6, D7	3, 4, 7, 8, 13, 14, 17, 18	data input
GND	10	ground (0 V)
СР	11	clock pulse input (active rising edge)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	2, 5, 6, 9, 12, 15, 16, 19	3-state flip-flop output
V _{CC}	20	supply voltage

6. Functional description

Table 3.Function table

Operating mode	Input			Internal	Output
	OE	СР	Dn	flip-flop	Qn
Load and read register	L	\uparrow	I	L	L
	L	\uparrow	h	Н	Н
Load register and disable output	Н	\uparrow	I	L	Z
	Н	\uparrow	h	Н	Z

[1] H = HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition

Z = high-impedance OFF-state

 \uparrow = LOW-to-HIGH clock transition

Octal D-type flip-flop; positive-edge trigger; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
		Conditions		-	
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		<u>[1]</u> –1.2	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	<u>[1]</u> –0.5	+5.5	V
I _{IK}	input clamping current	V ₁ < 0 V	-18	-	mA
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
lo	output current	output in LOW-state	-	128	mA
Tj	junction temperature		[2] _	150	°C
T _{stg}	storage temperature		-65	+150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

8. Recommended operating conditions

Table 5.Operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		4.5	-	5.5	V
VI	input voltage		0	-	V _{CC}	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.8	V
I _{OH}	HIGH-level output current		-32	-	-	mA
I _{OL}	LOW-level output current		-	-	64	mA
$\Delta t / \Delta V$	input transition rise and fall rate		0	-	10	ns/V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C

9. Static characteristics

Table 6.	Static characteristics	i						
Symbol	Parameter	Conditions	25 °C			–40 °C t	o +85 °C	Unit
			Min	Тур	Max	Min	Max	
V _{IK}	input clamping voltage	V_{CC} = 4.5 V; I _{IK} = -18 mA	-1.2	-0.9	-	-1.2	-	V
011	HIGH-level output	$V_{I} = V_{IL} \text{ or } V_{IH}$						
	voltage	$V_{CC} = 4.5 \text{ V}; I_{OH} = -3 \text{ mA}$	2.5	2.9	-	2.5	-	V
		$V_{CC} = 5.0 \text{ V}; I_{OH} = -3 \text{ mA}$	3.0	3.4	-	3.0	-	V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -32 \text{ mA}$	2.0	2.4	-	2.0	-	V
V _{OL}	LOW-level output voltage	$\label{eq:VCC} \begin{array}{l} V_{CC} = 4.5 \text{ V}; \ I_{OL} = 64 \text{ mA}; \\ V_I = V_{IL} \text{ or } V_{IH} \end{array}$	-	0.42	0.55	-	0.55	V

74ABT374A

Octal D-type flip-flop; positive-edge trigger; 3-state

Parameter	Conditions			25 °C		–40 °C t	o +85 °C	Unit
			Min		Max		1	0
		[4]	IVIIII			IVIIII		
power-up LOW-level output voltage	$V_{CC} = 5.5 \text{ V}; I_O = 1 \text{ mA};$ $V_I = \text{GND or } V_{CC}$	<u>111</u>	-	0.13	0.55	-	0.55	V
input leakage current	V_{CC} = 5.5 V; V_I = V_{CC} or GND		-	±0.01	±1.0	-	±1.0	μA
power-off leakage current	V_{CC} = 0 V; V_{I} or $V_{O} \leq 4.5$ V		-	±5.0	±100	-	±100	μ A
power-up/power-down output current	V_{CC} = 2.0 V; V_O = <u>0.5</u> V; V _I = GND or V _{CC} ; OE HIGH	[2]	-	±5.0	±50	-	±50	μ A
OFF-state output	V_{CC} = 5.5 V; V_{I} = V_{IL} or V_{IH}							
current	V _O = 2.7 V		-	5.0	50	-	50	μA
	V _O = 0.5 V		-50	-5.0	-	-50	-	μA
output leakage current	HIGH-state; $V_O = 5.5 V$; $V_{CC} = 5.5 V$; $V_I = GND \text{ or } V_{CC}$		-	5.0	50	-	50	μ A
output current	$V_{CC} = 5.5 \text{ V}; V_O = 2.5 \text{ V}$	[3]	-180	-100	-50	-180	-50	mA
supply current	V_{CC} = 5.5 V; V_{I} = GND or V_{CC}							
	outputs HIGH-state		-	110	250	-	250	ν μΑ μΑ μΑ μΑ μΑ
	outputs LOW-state		-	24	30	-	30	
	outputs disabled		-	110	250	-	250	μA
additional supply current	per input pin; $V_{CC} = 5.5 V$; one input at 3.4 V; other inputs at V_{CC} or GND	<u>[4]</u>	-	0.5	1.5	-	1.5	mA
input capacitance	$V_I = 0 V \text{ or } V_{CC}$		-	4	-	-	-	pF
output capacitance	outputs disabled; $V_O = 0$ V or V_{CC}		-	7	-	-	-	pF
	input leakage current power-off leakage current power-up/power-down output current OFF-state output current output leakage current output current supply current additional supply current input capacitance	Image: constraint of the second state is a second	power-up LOW-level output voltage $V_{CC} = 5.5 \text{ V}; \text{ I}_{O} = 1 \text{ mA};$ $V_1 = \text{GND or } V_{CC}$ [1]input leakage current $V_{CC} = 5.5 \text{ V}; V_1 = V_{CC} \text{ or GND}$ $V_{CC} = 5.5 \text{ V}; V_1 = V_{CC} \text{ or GND}$ power-off leakage current $V_{CC} = 0 \text{ V}; V_1 \text{ or } V_O \leq 4.5 \text{ V}$ [2]power-up/power-down output current $V_{CC} = 2.0 \text{ V}; V_O = 0.5 \text{ V};$ $V_1 = \text{GND or } V_{CC}; \overrightarrow{OE} \text{ HIGH}$ [2]OFF-state output current $V_{CC} = 5.5 \text{ V}; V_1 = V_{IL} \text{ or } V_{IH}$ $V_O = 2.7 \text{ V}$ $V_O = 0.5 \text{ V}$ [2]output leakage currentHIGH-state; $V_O = 5.5 \text{ V};$ $V_{CC} = 5.5 \text{ V}; V_1 = \text{GND or } V_{CC}$ [3]output current $V_{CC} = 5.5 \text{ V}; V_0 = 2.5 \text{ V}$ [3]supply current $V_{CC} = 5.5 \text{ V}; V_1 = \text{GND or } V_{CC}$ [3]additional supply currentper input pin; $V_{CC} = 5.5 \text{ V};$ one input at $3.4 \text{ V};$ other inputs at V_{CC} or GND[4]input capacitance $V_1 = 0 \text{ V or } V_{CC}$ [4]	Image: constraint of the state is the st	Image: constraint output constraint output voltageWine constraint outp	MinTypMaxpower-up LOW-level output voltage $V_{CC} = 5.5 V; I_O = 1 mA;$ $V_1 = GND or V_{CC}$ [1]-0.130.55input leakage current $V_{CC} = 5.5 V; V_1 = V_{CC} or GND$ - ± 0.01 ± 1.0 power-off leakage current $V_{CC} = 0 V; V_1 or V_O \le 4.5 V$ $V_CC = 2.0 V; V_O = 0.5 V;$ $V_1 = GND or V_{CC}; OE HIGH-\pm 5.0\pm 100power-up/power-downoutput currentV_{CC} = 2.0 V; V_O = 0.5 V;V_1 = GND or V_{CC}; OE HIGH-\pm 5.0\pm 50OFF-state outputcurrentV_{CC} = 5.5 V; V_1 = V_{IL} or V_{IH}V_O = 2.7 V-5.050Output leakage currentV_{CC} = 5.5 V; V_1 = V_{IL} or V_{IH}-5.050V_O = 0.5 V-5.5 V; V_0 = 2.5 V; V_0 = 0.5 V;$	MinTypMaxMinpower-up LOW-level output voltage $V_{CC} = 5.5 \ V; \ I_0 = 1 \ mA;$ $V_1 = GND or \ V_{CC}$ 1-0.130.55-input leakage current $V_{CC} = 5.5 \ V; \ I_1 = V_{CC} \ or \ GND$ - ± 0.01 ± 1.0 -power-off leakage current $V_{CC} = 0 \ V; \ V_1 \ or \ V_0 \le 4.5 \ V$ $V_{CC} = 0 \ V; \ V_1 \ or \ V_0 \le 4.5 \ V$ - ± 5.0 ± 100 -power-up/power-down output current $V_{CC} = 2.0 \ V; \ V_0 = 0.5 \ V;$ $V_1 = GND \ or \ V_{CC}; \ OE \ HIGH$ 12- ± 5.0 ± 5.0 ± 5.0 -power-up/power-down output current $V_{CC} = 5.5 \ V; \ V_1 = V_{LD} \ or \ V_{IH}$ - ± 5.0 ± 5.0 ± 5.0 -OFF-state output current $V_{CC} = 5.5 \ V; \ V_1 = V_{LD} \ or \ V_{IH}$ - 5.0 50 $V_{O} = 0.5 \ V$ $-5.0 \ -5.0$ -5.0 -5.0 -5.0 -5.0 -5.0 -output leakage currentHIGH-state; \ V_0 = 5.5 \ V; \ V_1 = GND \ or \ V_{CC} -5.0 5.0 -5.0 -5.0 -5.0 output current $V_{CC} = 5.5 \ V; \ V_1 = GND \ or \ V_{CC}$ -1.80 -100 -50 -180 supply current $V_{CC} = 5.5 \ V; \ V_1 = GND \ or \ V_{CC}$ -1.10 250 -1.00 output slubelHiGH-state $ 110$ 250 -1.00 outputs LOW-state $ 2.4$ 30 $-$ output slisabled $ 11.5$ $ -$ additional s	MinTypMaxMinMaxpower-up LOW-level output voltage $V_{CC} = 5.5 V; \ l_{0} = 1 \ mA;$ $V_{1} = GND \ or V_{CC}$ 1-0.130.55-0.55input leakage current $V_{CC} = 5.5 V; \ V_{1} = V_{CC} \ or GND$ - $\pm 0.01 \ \pm 1.0$ - ± 1.0 power-off leakage current $V_{CC} = 0 \ V; \ V_{1} \ or V_{0} \le 4.5 \ V$ - $\pm 5.0 \ \pm 100$ - ± 100 power-up/power-down output current $V_{CC} = 2.0 \ V; \ V_{0} = 0.5 \ V; \ u_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} = 0 \ V; \ V_{1} \ or \ V_{CC} \ Or \ V$

Table 6. Static characteristics ...continued

[1] For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

[2] This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 ms. From V_{CC} = 2.1 V to V_{CC} = 5 V \pm 10 % a transition time of up to 100 μ s is permitted.

[3] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[4] This is the increase in supply current for each input at 3.4 V.

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; for test circuit, see Figure 9.


Symbol	Parameter	Conditions	25 °C	V _{cc} =	5.0 V		o +85 °C; V ± 0.5 V	Unit
			Min	Тур	Max	Min	Max	
f _{max}	maximum frequency	see Figure 6	200	300	-	200	-	MHz
t _{PLH}	LOW to HIGH propagation delay	CP to Qn; see Figure 6	1.7	3.4	4.5	1.7	5.1	ns
t _{PHL}	HIGH to LOW propagation delay	CP to Qn; see <u>Figure 6</u>	2.0	3.8	4.9	2.0	5.2	ns
t _{PZH}	OFF-state to HIGH propagation delay	OE to Qn; see Figure 8	1.2	3.5	4.5	1.2	5.4	ns

Octal D-type flip-flop; positive-edge trigger; 3-state

Symbol	Parameter	Conditions	25 °	C; V _{CC} :	= 5.0 V		o +85 °C;) V ± 0.5 V	Unit
			Min	Тур	Max	Min	Max	
t _{PZL}	OFF-state to LOW propagation delay	OE to Qn; see Figure 8	2.2	4.3	5.4	2.2	6.2	ns
t _{PHZ}	HIGH to OFF-state propagation delay	OE to Qn; see Figure 8	1.8	3.6	4.7	1.8	5.2	ns
t _{PLZ}	LOW to OFF-state propagation delay	OE to Qn; see Figure 8	1.5	3.0	4.1	1.5	4.3	ns
t _{su(H)}	set-up time HIGH	Dn to CP; see Figure 7	1.5	0.6	-	1.5	-	ns
t _{su(L)}	set-up time LOW	Dn to CP; see Figure 7	1.2	0.3	-	1.2	-	ns
t _{h(H)}	hold time HIGH	CP to Dn; see Figure 7	1.0	-0.3	-	1.0	-	ns
t _{h(L)}	hold time LOW	CP to Dn; see Figure 7	1.0	-0.5	-	1.0	-	ns
t _{WH}	pulse width HIGH	CP; see <u>Figure 6</u>	2.0	0.8	-	2.0	-	ns
t _{WL}	pulse width LOW	CP; see Figure 6	2.8	1.0	-	2.8	-	ns


Table 7.Dynamic characteristics ... continuedGND = 0 V; for test circuit, see Figure 9.


11. Waveforms



74ABT374A

Octal D-type flip-flop; positive-edge trigger; 3-state





74ABT374A

Octal D-type flip-flop; positive-edge trigger; 3-state




Table 8. Test data

Input		Load		V _{EXT}				
VI	f _i	tw	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
3.0 V	1 MHz	500 ns	\leq 2.5 ns	50 pF	500 Ω	open	open	7.0 V

74ABT374A

Octal D-type flip-flop; positive-edge trigger; 3-state

12. Package outline




Fig 10. Package outline SOT146-1 (DIP20)

All information provided in this document is subject to legal disclaimers.

74ABT374A

© NXP B.V. 2012. All rights reserved.

Octal D-type flip-flop; positive-edge trigger; 3-state




Fig 11. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.

74ABT374A

Octal D-type flip-flop; positive-edge trigger; 3-state




Fig 12. Package outline SOT339-1 (SSOP20)

All information provided in this document is subject to legal disclaimers.

74ABT374A

Octal D-type flip-flop; positive-edge trigger; 3-state




Fig 13. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

74ABT374A

Octal D-type flip-flop; positive-edge trigger; 3-state

13. Abbreviations

Table 9.	Abbreviations
Acronym	Description
BiCMOS	Bipolar Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

14. Revision history

Table 10.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74ABT374A v.2	20121218	Product data sheet	-	74ABT374A v.1
Modifications:		of this data sheet has beer f NXP Semiconductors.	n redesigned to comply w	vith the new identity
	Legal texts	have been adapted to the r	new company name whe	re appropriate.
74ABT374A v.1	19950906	Product specification	-	-

Octal D-type flip-flop; positive-edge trigger; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74ABT374A

Product data sheet

Octal D-type flip-flop; positive-edge trigger; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

16. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Octal D-type flip-flop; positive-edge trigger; 3-state

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 3
6	Functional description 3
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics 5
11	Waveforms 6
12	Package outline 9
13	Abbreviations 13
14	Revision history 13
15	Legal information 14
15.1	Data sheet status 14
15.2	Definitions 14
15.3	Disclaimers
15.4	Trademarks 15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 December 2012 Document identifier: 74ABT374A