# 74LVC138A

## 3-to-8 line decoder/demultiplexer; inverting

Rev. 5 — 19 October 2011

**Product data sheet** 

## 1. General description

The 74LVC138A is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive outputs ( $\overline{Y}$ 0 to  $\overline{Y}$ 7) that are LOW when selected.

There are three enable inputs: two active LOW ( $\overline{E}1$  and  $\overline{E}2$ ) and one active HIGH (E3). Every output will be HIGH unless  $\overline{E}1$  and  $\overline{E}2$  are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 74LVC138A devices and one inverter. The 74LVC138A can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

## 2. Features and benefits

- 5 V tolerant inputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Mutually exclusive outputs
- Output drive capability 50 Ω transmission lines at 125 °C
- Complies with JEDEC standard:
  - ◆ JESD8-7A (1.65 V to 1.95 V)
  - ◆ JESD8-5A (2.3 V to 2.7 V)
  - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - ♦ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-B exceeds 200 V
  - ◆ CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C




3-to-8 line decoder/demultiplexer; inverting


## 3. Ordering information

Table 1. Ordering information

Type number	Package			Version SOT109-1									
	Temperature range	Name	Description	Version									
74LVC138AD	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1									
74LVC138ADB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1									
74LVC138APW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1									
74LVC138ABQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal-enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1									

## 4. Functional diagram






74LVC138A

All information provided in this document is subject to legal disclaimers.

### 3-to-8 line decoder/demultiplexer; inverting

## 5. Pinning information

## 5.1 Pinning



## 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0	1	address input
A1	2	address input
A2	3	address input
E1	4	enable input (active LOW)
E2	5	enable input (active LOW)
E3	6	enable input (active HIGH)
GND	8	ground (0 V)
<del>Y</del> [0:7]	15, 14, 13, 12, 11, 10, 9, 7	output
V <sub>CC</sub>	16	supply voltage

3-to-8 line decoder/demultiplexer; inverting

## 6. Functional description

Table 3. Function table [1]

Input						Outp	ut						
E1	E2	E3	A0	A1	A2	<u>Y</u> 0	<u>Y</u> 1	<u>Y</u> 2	<b>Y</b> 3	<del>Y</del> 4	<u>Y</u> 5	<u>Y</u> 6	<del>Y</del> 7
Н	Χ	X	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Н	Х	Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Χ	L	Х	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
			Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
			L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
			Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
			L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
			Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
			L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
			Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	$V_I < 0 V$	-50	-	mA
V <sub>I</sub>	input voltage		<u> 11</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
V <sub>O</sub>	output voltage	output HIGH or LOW state	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
$I_{GND}$	ground current		-100	-	mA
$T_{stg}$	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[3]</u> _	500	mW

<sup>[1]</sup> The minimum input voltage ratings may be exceeded if the input current ratings are observed.

<sup>[2]</sup> The output voltage ratings may be exceeded if the output current ratings are observed.

<sup>[3]</sup> For SO16 packages: above 70 °C the value of P<sub>D</sub> derates linearly with 8 mW/K.
For (T)SSOP16 packages: above 60 °C the value of P<sub>D</sub> derates linearly with 5.5 mW/K.
For DHVQFN16 packages: above 60 °C the value of P<sub>D</sub> derates linearly with 4.5 mW/K.

3-to-8 line decoder/demultiplexer; inverting

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
V <sub>O</sub>	output voltage	output HIGH or LOW state	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
	rate	V <sub>CC</sub> = 2.7 V to 3.6 V	0	-	10	ns/V

## 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	35 °C	–40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	٧
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	٧
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	٧
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	٧
$V_{IL}$	LOW-level	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	٧
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	٧
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	٧
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	٧
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$						
outpu	output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
	-	$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	٧
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	٧
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	٧
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	٧
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	٧
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}$ ; $V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	٧
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	٧
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	٧
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	8.0	٧
l <sub>l</sub>	input leakage current	$V_{CC}$ = 3.6 V; $V_I$ = 5.5 V or GND	-	±0.1	±5	-	±20	μА

### 3-to-8 line decoder/demultiplexer; inverting

 Table 6.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	85 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND};$ $I_O = 0 \text{ A}$	-	0.1	10	-	40	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}$	-	5	500	-	5000	μΑ
Cı	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-	4.0	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

## 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	An to Yn; see Figure 6	[2]				1	'	
		$V_{CC} = 1.2 \text{ V}$		-	14	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.5	5.2	11.5	0.5	12.7	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	3.0	6.5	1.5	7.3	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.2	6.8	1.5	8.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.7	5.8	1.0	7.5	ns
		E3 to $\overline{Y}$ n; see Figure 6	[2]						
		V <sub>CC</sub> = 1.2 V		-	14	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.0	5.5	11.4	1.0	12.5	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	3.2	6.5	1.5	7.1	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.3	6.8	1.5	8.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.9	5.8	1.0	7.5	ns
		En to Yn; see Figure 7	[2]						
		V <sub>CC</sub> = 1.2 V		-	15	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.0	5.6	11.5	1.0	12.8	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.8	3.3	6.5	1.8	7.3	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.4	6.4	1.5	8.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.9	5.8	1.0	7.5	ns
t <sub>sk(o)</sub>	output skew time		[3]	-	-	1.0	-	1.5	ns

### 3-to-8 line decoder/demultiplexer; inverting

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	Unit	
		V CND to V		Min	Typ[1]	Max	Min	Max	
$C_{PD}$	power dissipation	$V_I = GND \text{ to } V_{CC}$	1]				•		
	capacitance	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-	9.9	-			pF
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	15.8	-			pF
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	21.1	-			pF

- [1] Typical values are measured at  $T_{amb} = 25$  °C and  $V_{CC} = 1.2$  V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

N = number of inputs switching

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

### 11. Waveforms




 $V_M = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V};$ 

 $V_{M}$  = 0.5  $\,\times\,V_{CC}$  at  $V_{CC}$  < 2.7 V;

 $\ensuremath{V_{OL}}$  and  $\ensuremath{V_{OH}}$  are typical output voltage levels that occur with the output load.

Fig 6. The inputs An, E3 to outputs Yn propagation delays




 $V_M = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V};$ 


 $V_{M} = 0.5 \ \times V_{CC}$  at  $V_{CC} < 2.7 \ V;$ 

 $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 7. The inputs En to outputs Yn propagation delays

### 3-to-8 line decoder/demultiplexer; inverting





Test data is given in Table 8. Definitions for test circuit:

R<sub>L</sub> = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

Fig 8. Test circuit for measuring switching times

Table 8. Test data


Supply voltage	Input		Load				
	V <sub>I</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	RL			
1.2 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ			
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ			
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2 ns	30 pF	500 Ω			
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω			
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω			

### 3-to-8 line decoder/demultiplexer; inverting

## 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19


Fig 9. Package outline SOT109-1 (SO16)

74LVC138A All information provided in this document is subject to legal disclaimers.

74LVC138A **NXP Semiconductors** 

### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	U	D <sup>(1)</sup>	E <sup>(1)</sup>	Ф	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19
				I .	<u> </u>	

Fig 10. Package outline SOT338-1 (SSOP16)


74LVC138A

All information provided in this document is subject to legal disclaimers.

74LVC138A **NXP Semiconductors** 

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	U	D <sup>(1)</sup>	E <sup>(2)</sup>	e	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

JEDEC	JEITA		PROJECTION	ISSUE DATE
	-		PROJECTION	ISSUE DATE
MO-153				<del>99-12-27</del> 03-02-18
_	MO-153	MO-153	MO-153	MO-153

Fig 11. Package outline SOT403-1 (TSSOP16)

74LVC138A

All information provided in this document is subject to legal disclaimers.

74LVC138A

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 12. Package outline SOT763-1 (DHVQFN16)

74LVC138A All information provided in this document is subject to legal disclaimers.

## 3-to-8 line decoder/demultiplexer; inverting

## 13. Abbreviations

### Table 9. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Cuparaadaa				
Document iD	nelease date	Data Sileet Status	Change notice	Supersedes				
74LVC138A v.5	20111019	Product data sheet	-	74LVC138A v.4				
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>							
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>							
	• Table 4, Table	5, Table 6, Table 7 and Table	e 8: values added for lo	wer voltage ranges.				
74LVC138A v.4	20030506	Product specification	-	74LVC138A v.3				
74LVC138A v.3	20020312	Product specification	-	74LVC138A v.2				
74LVC138A v.2	19980428	Product specification	-	74LVC138A v.1				
74LVC138A v.1	-	-	-	-				

### 3-to-8 line decoder/demultiplexer; inverting

## 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74LVC138A

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

14 of 16

## 3-to-8 line decoder/demultiplexer; inverting

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC138A **NXP Semiconductors** 

### 3-to-8 line decoder/demultiplexer; inverting

## 17. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	
5.2	Pin description	3
6	Functional description	4
7	Limiting values	4
8	Recommended operating conditions	5
9	Static characteristics	5
10	Dynamic characteristics	6
11	Waveforms	7
12	Package outline	Ĉ
13	Abbreviations 1	13
14	Revision history 1	13
15	Legal information 1	14
15.1	Data sheet status	14
15.2	Definitions 1	14
15.3	Disclaimers	
15.4	Trademarks1	5
16	Contact information 1	15
17	Contente	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.