<u>MOSFET</u> – Power, P-Channel, SOT-223

-10 A, -20 V

Features

- Low R_{DS(on)}
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- NVF Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable*
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

• Power Management in Portables and Battery–Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	-20	Vdc		
Gate-to-Source Voltage	V _{GS}	±8.0	Vdc		
Drain Current (Note 1) – Continuous @ T _A = 25°C – Continuous @ T _A = 70°C – Single Pulse (t _p = 10 μs)	I _D I _D I _{DM}	-10 -8.4 -35	Adc Apk		
Total Power Dissipation @ $T_A = 25^{\circ}C$	PD	8.3	W		
Operating and Storage Temperature Range	T _J , T _{stg}	−55 to +150	°C		
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche} \\ \mbox{Energy} &- \mbox{Starting } T_J = 25^\circ C \\ \mbox{(V}_{DD} = -20 \mbox{ Vdc}, \mbox{V}_{GS} = -5.0 \mbox{ Vdc}, \\ \mbox{I}_{L(pk)} = -10 \mbox{ A}, \mbox{L} = 3.0 \mbox{ mH}, \mbox{ R}_G = 25\Omega) \end{array} $	E _{AS}	150	mJ		
Thermal Resistance – Junction to Lead (Note 1) – Junction to Ambient (Note 2) – Junction to Ambient (Note 3)	$f{R}_{ heta JL} \ f{R}_{ heta JA} \ f{R}_{ heta JA}$	15 71.4 160	°C/W		
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Steady State.
- 2. When surface mounted to an FR4 board using 1" pad size, (Cu. Area 1.127 sq in), Steady State.
- 3. When surface mounted to an FR4 board using minimum recommended pad size, (Cu. Area 0.412 sq in), Steady State.




ON Semiconductor®

www.onsemi.com

-10 AMPERES -20 VOLTS R_{DS(on)} = 44 mΩ (Typ.)



P-Channel MOSFET



ORDERING INFORMATION

Device	Package	Shipping [†]
NTF6P02T3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NVF6P02T3G*	SOT-223 (Pb-Free)	4000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2013 May, 2019 – Rev. 7

ELECTRICAL CHARACTERISTICS (T_{.1} = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Мах	Unit	
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Voltage (Note 4) ($V_{GS} = 0 \text{ Vdc}, I_D = -250 \mu \text{Adc}$) Temperature Coefficient (Positive)		V _{(BR)DSS}	-20 -	-25 -11		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = -20$ Vdc, $V_{GS} = 0$ Vdc) ($V_{DS} = -20$ Vdc, $V_{GS} = 0$ Vdc, $T_J = 125^{\circ}$ C)					-1.0 -10	μAdc
$ \begin{array}{l} \mbox{Gate-Body Leakage Current} \\ \mbox{(V}_{GS}=\pm 8.0 \mbox{ Vdc}, \mbox{V}_{DS}=0 \mbox{ Vdc}) \end{array} $			-	-	± 100	nAdc
ON CHARACTERISTICS (Note 4)						
Gate Threshold Voltage (Note 4) $(V_{DS} = V_{GS}, I_D = -250 \ \mu Adc)$ Threshold Temperature Coefficient (Negative)		V _{GS(th)}	-0.4	-0.7 2.6	-1.0 -	Vdc mV/°C
$\begin{array}{l} \mbox{Static Drain-to-Source On-Resistance (Note 4)} \\ (V_{GS} = -4.5 \mbox{ Vdc}, \mbox{ I}_D = -6.0 \mbox{ Adc}) \\ (V_{GS} = -2.5 \mbox{ Vdc}, \mbox{ I}_D = -4.0 \mbox{ Adc}) \\ (V_{GS} = -2.5 \mbox{ Vdc}, \mbox{ I}_D = -3.0 \mbox{ Adc}) \end{array}$		R _{DS(on)}	- - -	44 57 57	50 70 -	mΩ
Forward Transconductance (Note 4) $(V_{DS} = -10 \text{ Vdc}, I_D = -6.0 \text{ Adc})$		9 _{fs}	-	12	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ V},$	C _{iss}	-	900	1200	pF
Output Capacitance	f = 1.0 MHz)	C _{oss}	-	350	500	
Transfer Capacitance		C _{rss}	-	90	150	
Input Capacitance	(V _{DS} = -10 Vdc, V _{GS} = 0 V, f = 1.0 MHz)	C _{iss}	-	940	-	pF
Output Capacitance	I = 1.0 (WHZ)	C _{oss}	-	410	-	
Transfer Capacitance		C _{rss}	-	110	-	
SWITCHING CHARACTERISTICS	S (Note 5)					
Turn-On Delay Time	$(V_{DD} = -5.0 \text{ Vdc}, I_D = -1.0 \text{ Adc},$	t _{d(on)}	_	7.0	12	ns
Rise Time	V _{GS} = -4.5 Vdc, R _G = 6.0 Ω)	t _r	-	25	45	1
Turn-Off Delay Time		t _{d(off)}	-	75	125]
Fall Time		t _f	-	50	85]
Turn-On Delay Time	$(V_{DD} = -16 \text{ Vdc}, I_D = -6.0 \text{ Adc},$	t _{d(on)}	-	8.0	-	ns
Rise Time	V _{GS} = -4.5 Vdc, R _G = 2.5 Ω)	t _r	-	30	-	
T 0" D T				00		7


	1 ig - 2.0 iii)					
Turn-Off Delay Time		t _{d(off)}	-	60	-	
Fall Time		t _f	-	60	-	
Gate Charge	(V _{DS} = -16 Vdc, I _D = -6.0 Adc, V _{GS} = -4.5 Vdc) (Note 4)	Q _T	-	15	20	nC
	$v_{GS} = -4.5$ Vdc) (Note 4)	Q _{gs}	-	1.7	-	
		Q _{gd}	-	6.0	-	

SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage		V _{SD}	- - -	-0.82 -0.74 -0.68	-1.2 - -	Vdc
Reverse Recovery Time	$(I_{\rm S} = -3.0 \text{ Adc}, V_{\rm GS} = 0 \text{ Vdc},$	t _{rr}	-	42	_	ns
	dI _S /dt = 100 A/µs) (Note 4)	t _a	-	17	-	
		t _b	-	25	_	
Reverse Recovery Stored Charge		Q _{RR}	-	0.036	-	μC

4. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%. 5. Switching characteristics are independent of operating junction temperatures.

TYPICAL ELECTRICAL CHARACTERISTICS



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. FET Thermal Response

DATE 02 OCT 2018






SCALE 1:1

0.10 C

A1



-11

SIDE VIEW


DETAIL A

NDTES:

SOT-223 (TO-261) CASE 318E-04 ISSUE R

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
Α	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
с	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
e	i	2.30 BSC	;	
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0*		10°	



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2			
ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.						

FRONT VIEW


ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC MARKING DIAGRAM*



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2		
ON Semiconductor and 🔘 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the visit is the united states and/or other countries.					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales