







SN54AHC245, SN74AHC245 SCLS230M - OCTOBER 1995 - REVISED JUNE 2023

# **SNx4AHC245 Octal Bus Transceivers With 3-State Outputs**

#### 1 Features

- Operating range 2 V to 5.5 V  $V_{CC}$
- Latch-up performance exceeds 250 mA per JESD 17
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# 2 Applications

- Servers
- PCs and notebooks
- **Network switches**
- Wearable health and fitness devices
- Telecom infrastructures
- Electronic points of sale


## 3 Description

The SNx4AHC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. This part operates from 4.5 V to 5.5 V.

## Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	J (CDIP, 20)	24.20 mm × 6.92 mm
SN54AHC245	W (CFP, 20)	13.09 mm × 6.92 mm
	FK (LCCC, 20)	8.89 mm × 8.89 mm
	DB (SSOP, 20)	7.20 mm × 5.30 mm
	DGV (TVSOP, 20)	5.00 mm × 4.40 mm
	DW (SOIC, 20)	12.80 mm × 7.50 mm
SN74AHC245	N (PDIP, 20)	24.33 mm × 6.35 mm
	PW (TSSOP, 20)	6.50 mm × 4.40 mm
	DGS (VSSOP, 20)	5.10 mm × 3.00 mm
	RKS (VQFN, 20)	4.50 mm × 2.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 



## **Table of Contents**


1 Features1	8.1 Overview10
2 Applications1	8.2 Functional Block Diagram10
3 Description1	<del>-</del>
4 Revision History2	8.4 Device Functional Modes10
5 Pin Configuration and Functions	9 Application and Implementation 11
6 Specifications	
6.1 Absolute Maximum Ratings	9.2 Typical Application11
6.2 Handling Ratings	9.3 Power Supply Recommendations12
6.3 Recommended Operating Conditions	
6.4 Thermal Information	
6.5 Electrical Characteristics	10.1 Receiving Notification of Documentation Updates 13
6.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	
6.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	7 10.3 Trademarks13
6.8 Noise Characteristics7	
6.9 Operating Characteristics	
6.10 Typical Characteristics	
7 Parameter Measurement Information	
8 Detailed Description10	
4 Revision History	
NOTE: Page numbers for previous revisions may diffe	or from page numbers in the current version
110 L. I age numbers for previous revisions may unle	in from page numbers in the current version.
Changes from Revision L (April 2023) to Revision	• •
<ul> <li>Updated RθJA values: DB = 96.0 to 113.1, DW = 7</li> </ul>	9.8 to 96.2, PW = 102.8 to 122.3; Updated DB, DW, and
PW packages for RθJC(top), RθJB, ΨJT, ΨJB, and	d RθJC(bot), all values in °C/W6

Changes from Revision K (December 2022) to Revision L (April 2023)

Submit Document Feedback



## **5 Pin Configuration and Functions**






Figure 5-1. SN54AHC245 J or W, SN74AHC245 DB, DGV, DW, N, PW or DGS Package, CDIP, CFP, SSOP, TVSOP, SOIC, PDIP, TSSOP, or VSSOP 20-Pin (Top View)

Figure 5-2. SN74AHC245 RKS Package, VQFN 20-Pin (Top View)




Figure 5-3. SN54AHC245 FK Package, LCCC 20-Pin (Top View)

**Table 5-1. Pin Functions** 

ı	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE\"	DESCRIPTION
DIR	1	I/O	Direction Pin
A1	2	I/O	A1 Input/Output
A2	3	I/O	Y4 Input/Output
A3	4	I/O	A2 Input/Output
A4	5	I/O	Y3 Input/Output
A5	6	I/O	A3 Input/Output
A6	7	I/O	Y2 Input/Output
A7	8	I/O	A4 Input/Output
A8	9	I/O	Y1 Input/Output
GND	10	_	Ground Pin
B8	11	I/O	A1 Input/Output
B7	12	I/O	Y4 Input/Output
B6	13	I/O	A2 Input/Output
B5	14	I/O	Y3 Input/Output
B4	15	I/O	A3 Input/Output
В	16	I/O	Y2 Input/Output
B2	17	I/O	A4 Input/Output



## **Table 5-1. Pin Functions (continued)**

P	IN	TYPE(1)	DESCRIPTION
NAME	NO.	I I I PE(''	DESCRIPTION
B2	18	I/O	Y1 Input/Output
B1	19	I/O	Output Enable
V <sub>CC</sub>	20	_	Power Pin
Thermal pad		_	Thermal Pad <sup>(2)</sup>

- (1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power
   (2) RKS package only.



## **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)

					MIN	MAX	UNIT
$V_{CC}$	Supply voltage range				-0.5	7	V
VI	Input voltage range <sup>(1)</sup>			Control inputs	-0.5	7	V
Vo	I/O, Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V		
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		Control inputs		-20	mA
I <sub>OK</sub>	I/O, Output clamp current	$V_O < 0 \text{ or } V_O$	> V <sub>CC</sub>			±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$	;			±25	mA
	Continuous current through V <sub>CC</sub> or GND	·				±75	mA

<sup>(1)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	-65	150	°C	
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		1500	\/
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AH	C245	SN74AH	C245	UNIT
			MIN	MAX	MIN	MAX	UNII
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 2 V		0.5		0.5	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage	OE or DIR	0	5.5	0	5.5	V
Vo	Output voltage	A or B	0	V <sub>CC</sub>	0	$V_{CC}$	V
		V <sub>CC</sub> = 2 V		-50		-50	μΑ
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	ША
		V <sub>CC</sub> = 2 V		50		50	μA
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	ША
Δt/Δν	Input transition rice or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		100		100	ns/V
ΔυΔν	∆v Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	115/ V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND for proper device operation. Refer to the TI application report, *Implications* of Slow or Floating CMOS Inputs (SCBA004).

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### **6.4 Thermal Information**

	THERMAL METRIC(1)	DB	DGV	DW	N	NS	PW	RGY	RKS	DGS	
	THERMAL METRIC	20 PINS								UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	113.1	116.1	96.2	51.5	77.1	122.3	35.1	67.7	118.4	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	72.9	31.3	63.6	38.2	43.6	64.8	43.3	72.4	57.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	67.9	57.6	64.7	32.4	44.6	73.3	12.9	40.4	73.1	
ΨЈТ	Junction-to-top characterization parameter	39.3	1.0	40.5	24.6	17.2	19	0.9	10.3	5.7	
ΨЈВ	Junction-to-board characterization parameter	67.5	56.9	64.3	32.3	44.2	73	12.9	40.4	72.7	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	7.9	24.1	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		,	<sub>A</sub> = 25°C		SN54AH	C245	SN74AH0	C245	LINUT
PA	RAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
				1.9	2		1.9		1.9		
		I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
V <sub>OH</sub>			4.5 V	4.4	4.5		4.4		4.4		V
$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$		I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		
		I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
Ι <sub>ΟL</sub> = 50 μΑ			2 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
V <sub>OL</sub>			4.5 V			0.1		0.1		0.1	V
		I <sub>OL</sub> = 4 mA	3 V		,	0.36		0.5		0.44	
		I <sub>OL</sub> = 8 mA	4.5 V		,	0.36		0.5		0.44	
1.	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		,	±0.1		±1		±1	μA
I <sub>I</sub>	OE or DIR	A I - ACC OLGIAD	0 V to 5.5 V		±0.1		±1 <sup>(1)</sup>			±1	μА
I <sub>OZ</sub> (2)		$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or $V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μА
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μA
C <sub>i</sub>	OE or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10				10	pF
C <sub>io</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4						pF

On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V. The parameter  $I_{OZ}$  includes the input leakage current.

# 6.6 Switching Characteristics, $V_{CC}$ = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	LOAD	Т	A = 25°C	;	SN54Al	HC245	SN74AH	C245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	Oitii
t <sub>PLH</sub>	A or B	B or A	C <sub>1</sub> = 15 pF		5.8 <sup>(1)</sup>	8.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns
t <sub>PHL</sub>	AUID	D OI A	CL = 15 pr		5.8 <sup>(1)</sup>	8.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	
t <sub>PZH</sub>	ŌĒ	A or B	C <sub>L</sub> = 15 pF		8.5 <sup>(1)</sup>	13.2 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	ns
t <sub>PZL</sub>	OL	AUD				8.5 <sup>(1)</sup>	13.2 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5
t <sub>PHZ</sub>	ŌĒ	A or B	C <sub>L</sub> = 15 pF		8.9 <sup>(1)</sup>	12.5 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	
t <sub>PLZ</sub>	OL	AUD	CL = 13 pr		8.9 <sup>(1)</sup>	12.5 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	ns

# 6.6 Switching Characteristics, V<sub>CC</sub> = 3.3 V ± 0.3 V (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			SN54AH	IC245	SN74AHC245		UNIT
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>PLH</sub>	A or B	B or A	C = 50 pE		8.3	11.9	1	13.5	1	13.5	
t <sub>PHL</sub>	AUID	B BOLA	C <sub>L</sub> = 50 pF		8.3	11.9	1	13.5	1	13.5	ns
t <sub>PZH</sub>	ŌĒ	A or B	C <sub>L</sub> = 50 pF		11	16.7	1	19	1	19	ns
t <sub>PZL</sub>	OL	AUD			11	16.7	1	19	1	19	
t <sub>PHZ</sub>	ŌĒ	A or P	C = 50 pE		11.5	15.8	1	18	1	18	
t <sub>PLZ</sub>	OE A or B	$C_L = 50 \text{ pF}$		11.5	15.8	1	18	1	18	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5 <sup>(2)</sup>				1.5	ns

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

# 6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°	С	SN54AH	IC245	SN74AH	IC245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN TYP	MAX	MIN	MAX	MIN	MAX	ONT
t <sub>PLH</sub>	A or B	B or A	C <sub>1</sub> = 15 pF	4 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	ns
t <sub>PHL</sub>	AUID	BUIA	CL = 15 pr	4(1)	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	115
t <sub>PZH</sub>	ŌĒ	A or B	C <sub>1</sub> = 15 pF	5.8 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns
t <sub>PZL</sub>	OL	AOID	О <sub>L</sub> = 15 рг	5.8 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	113
t <sub>PHZ</sub>	ŌĒ	A or B	C <sub>L</sub> = 15 pF	5.6 <sup>(1)</sup>	7.8 <sup>(1)</sup>	1 <sup>(1)</sup>	9.2 <sup>(1)</sup>	1	9.2	ns
t <sub>PLZ</sub>	OL	AorB		5.6 <sup>(1)</sup>	7.8 <sup>(1)</sup>	1 <sup>(1)</sup>	9.2 <sup>(1)</sup>	1	9.2	115
t <sub>PLH</sub>	A or B	B or A	C <sub>L</sub> = 50 pF	5.5	7.5	1	8.5	1	8.5	ns
t <sub>PHL</sub>	AOID	BUIA	оц – 30 рі	5.5	7.5	1	8.5	1	8.5	113
t <sub>PZH</sub>	ŌĒ	A or B	C <sub>L</sub> = 50 pF	7.3	10.6	1	12	1	12	ns
$t_{PZL}$	OL	AOID	оц – 30 рі	7.3	10.6	1	12	1	12	113
t <sub>PHZ</sub>	ŌĒ	A or B	C <sub>L</sub> = 50 pF	7	9.7	1	11	1	11	ns
t <sub>PLZ</sub>	<u> </u>	AUD	CL = 50 pr	7	9.7	1	11	1	11	115
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1 <sup>(2)</sup>				1	ns

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

#### **6.8 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$  (1)

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.9		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.9		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

(1) Characteristics are for surface-mount packages only.





# **6.9 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS TYP		UNIT	
$C_{pd}$	Power dissipation capacitance	No load	f = 1 MHz	14	pF


# **6.10 Typical Characteristics**







#### 7 Parameter Measurement Information



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 7-1. Load Circuit and Voltage Waveforms

## **8 Detailed Description**

## 8.1 Overview

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SNx4AHC245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated. For the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
- Allows down voltage translation from 5 V to 3.3 V
  - Inputs accept voltage levels up to 5.5 V
- Slow edge rates minimize output ringing

#### 8.4 Device Functional Modes

Table 8-1. Function Table (Each Transceiver)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SNx4AHC245A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid  $V_{CC}$  making it ideal for down translation.

#### 9.2 Typical Application




Figure 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads, so routing and load conditions should be considered to prevent ringing.

## 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - · Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 9.2.3 Application Curves




Figure 9-2. Switching Characteristics Comparison

#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 9-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

#### 9.4.2 Layout Example




Figure 9-3. Layout Diagram



## 10 Device and Documentation Support

# 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 20-Sep-2023

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9681801Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681801Q2A SNJ54AHC 245FK	Samples
5962-9681801QRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QR A SNJ54AHC245J	Samples
5962-9681801QSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QS A SNJ54AHC245W	Samples
5962-9681801VSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801VS A SNV54AHC245W	Samples
SN74AHC245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC245N	Samples
SN74AHC245NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245PWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245RKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SNJ54AHC245FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681801Q2A SNJ54AHC 245FK	Samples

## PACKAGE OPTION ADDENDUM

www.ti.com 20-Sep-2023

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54AHC245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QR A SNJ54AHC245J	Samples
SNJ54AHC245W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QS A SNJ54AHC245W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com 20-Sep-2023

#### OTHER QUALIFIED VERSIONS OF SN54AHC245, SN54AHC245-SP, SN74AHC245:

Catalog: SN74AHC245, SN54AHC245

• Automotive : SN74AHC245-Q1, SN74AHC245-Q1

● Enhanced Product: SN74AHC245-EP, SN74AHC245-EP

Military: SN54AHC245

• Space : SN54AHC245-SP

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

• Military - QML certified for Military and Defense Applications

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Sep-2023


## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC245DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHC245NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC245RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 9-Sep-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHC245DGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74AHC245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC245NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHC245PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHC245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHC245PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHC245RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Sep-2023

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9681801Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9681801QSA	W	CFP	20	1	506.98	26.16	6220	NA
5962-9681801VSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHC245N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHC245FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54AHC245W	W	CFP	20	1	506.98	26.16	6220	NA





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**Instruments** www.ti.com




PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated