


















# F4C120053K4S



Part Number	Package	Marking
UF4C120053K4S	TO-247-4L	UF4C120053K4S







### 1200V-53m $\Omega$ SiC FET

Rev A, April 2022

#### Description

The UF4C120053K4S is a 1200V,  $53m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### **Features**

- On-resistance R<sub>DS(on)</sub>: 53mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 216nC
- ◆ Low body diode V<sub>FSD</sub>: 1.28V
- ◆ Low gate charge: Q<sub>G</sub> = 37.8nC
- ◆ Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- TO-247-4L package for faster switching, clean gate waveforms

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating















# Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V <sub>DS</sub>		1200	V
Coto commencial to co	V <sub>GS</sub>	DC	-20 to +20	V
Gate-source voltage	V <sub>GS</sub>	AC (f > 1Hz)	-25 to +25	V
Continuous drain current <sup>1</sup>	1	T <sub>C</sub> = 25°C	34	Α
Continuous drain current	ID	T <sub>C</sub> = 100°C	25	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	100	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	$L=15$ mH, $I_{AS}=2.7$ A	54.6	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 800V$	150	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	263	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T <sub>L</sub>		250	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

#### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.44	0.57	°C/W















# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

# Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Offics
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	1200			V
Total drain leakage current	1	V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		0.2	50	μΑ
	I <sub>DSS</sub>	V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		15		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	20	μΑ
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =25°C		53	67	
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =125°C		112		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =175°C		159		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

# Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
		Test Conditions	Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			34	А
Diode pulse current <sup>2</sup>	$I_{S,pulse}$	T <sub>C</sub> =25°C			100	А
Forward voltage	$V_{FSD}$	V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =25°C		1.28	1.65	V
		V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =175°C		1.96		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_S$ =25A, $V_{GS}$ =0V, $R_G$ =20 $\Omega$		216		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2400A/μs, T <sub>J</sub> =25°C		20		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_S$ =25A, $V_{GS}$ =0V, $R_G$ =20 $\Omega$		259		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2400A/μs, Τ <sub>J</sub> =150°C		22		ns















# Typical Performance - Dynamic

Parameter	C. mah al	Test Conditions	Value			Units
	Symbol	rest Conditions	Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	- V <sub>DS</sub> =800V, V <sub>GS</sub> =0V - f=100kHz		1370		
Output capacitance	C <sub>oss</sub>			43.5		pF
Reverse transfer capacitance	$C_{rss}$	1-100KH2		2.2		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 800V, $V_{GS}$ =0V		54		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 800V, $V_{GS}$ =0V		100		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V		17.3		μЈ
Total gate charge	$Q_G$	- V <sub>DS</sub> =800V, I <sub>D</sub> =25A, -		37.8		
Gate-drain charge	$Q_{GD}$	$V_{DS} = 000 \text{ V}, V_{D} = 25 \text{ A},$ $V_{GS} = 0 \text{ V to } 15 \text{ V}$		9.5		nC
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> = 0V to 13V		10		
Turn-on delay time	t <sub>d(on)</sub>			10		
Rise time	t <sub>r</sub>	Note 4, V <sub>DS</sub> =800V, I <sub>D</sub> =25A, Gate		23		nc
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		79		ns
Fall time	t <sub>f</sub>	$R_{G,ON}=1\Omega, R_{G,OFF}=20\Omega$ Inductive Load.		12		
Turn-on energy	E <sub>ON</sub>	FWD: same device with		418		
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = 0V, R_G = 20\Omega,$		67		μJ
Total switching energy	E <sub>TOTAL</sub>	− T <sub>J</sub> =25°C −		485		
Turn-on delay time	t <sub>d(on)</sub>	Note 4		11		
Rise time	t <sub>r</sub>	Note 4, V <sub>DS</sub> =800V, I <sub>D</sub> =25A, Gate		26		
Turn-off delay time	t <sub>d(off)</sub>	$\begin{array}{c} \text{Driver = OV to +15V,} \\ \text{R}_{\text{G_ON}} = 1\Omega, \text{R}_{\text{G_OFF}} = 20\Omega \\ \text{Inductive Load.} \end{array}$		83		ns
Fall time	t <sub>f</sub>			14		
Turn-on energy	E <sub>ON</sub>	FWD: same device with		518		
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = 0V, R_G = 20\Omega,$ $T_1 = 150$ °C		125		μЈ
Total switching energy	E <sub>TOTAL</sub>	- 1 <sub>0</sub> =150°C -		643		

<sup>4.</sup> Measured with the switching test circuit in Figure 22.















## Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			Units
	Зупрог	rest Conditions	Min	Тур	Max	Offics
Turn-on delay time	t <sub>d(on)</sub>			36		
Rise time	t <sub>r</sub>	Note 5 and 6,		24		nc
Turn-off delay time	t <sub>d(off)</sub>	$V_{DS}$ =800V, $I_D$ =25A, Gate Driver =0V to +15V,		54		ns
Fall time	t <sub>f</sub>	$R_G=1\Omega$ , inductive Load,		15		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	FWD: same device with		406		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>	$V_{GS} = 0V$ and $R_G = 1\Omega$ , RC snubber: $R_{S1} = 5\Omega$ and		61		
Total switching energy	E <sub>TOTAL</sub>	C <sub>S1</sub> =95pF,		467		μ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	T <sub>J</sub> =25°C		7		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			7		
Turn-on delay time	t <sub>d(on)</sub>			39		
Rise time	t <sub>r</sub>	Note 5 adn 6,		27		ns
Turn-off delay time	$t_{\text{d(off)}}$	$V_{DS}$ =800V, $I_D$ =25A, Gate Driver =0V to +15V.		55		115
Fall time	t <sub>f</sub>	$R_G=1\Omega$ , inductive Load,		15		
Turn-on energy including $R_S$ energy	E <sub>ON</sub>	FWD: same device with		489		
Turn-off energy including $R_S$ energy	E <sub>OFF</sub>	$V_{GS}$ = 0V and $R_{G}$ = 1 $\Omega$ , RC snubber: $R_{S1}$ =5 $\Omega$ and $C_{S1}$ =95pF,		83		
Total switching energy	E <sub>TOTAL</sub>			572		<del>Γ</del> μJ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	T <sub>J</sub> =150°C		6		
Snubber RS energy during turn-off	E <sub>RS_OFF</sub>			7		

<sup>5.</sup> Measured with the switching test circuit in Figure 23.

<sup>6.</sup> In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.
















#### **Typical Performance Diagrams**



50 40 Drain Current, I<sub>D</sub> (A) 30 - Vgs = 15V 20 Vgs = 8V -- Vgs = 7V **-** Vgs = 6.5V 10 - Vgs = 6V 0 0 2 5 7 10 1 3 6 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J$  = 25°C, tp < 250 $\mu$ s




Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS} = 12V$  and  $I_D = 25A$ 



















Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS} = 5V$ 






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 800V and  $I_{D}$  = 25A



















0 Vgs = -5V-5 Vgs = 0V Vgs = 5V Drain Current, I<sub>D</sub> (A) -10 Vgs = 8V -15 -20 -25 -30 -3 0 -4 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at  $T_J = 25$ °C






Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C

Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 



















-75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance


















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  =800V and  $T_J$  = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature at  $V_{DS}$  = 800V




Figure 20. Clamped inductive switching energies vs.  $R_{G,EXT}$  at  $V_{DS}$  = 800V,  $I_D$  =25A, and  $T_J$  = 25°C



















Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =800V and  $I_{D}$  =25A






Figure 22. Schematic of the half-bridge mode switching test circuit. A bus RC snubber ( $R_S$  = 2.5 $\Omega$ ,  $C_S$ =100nF) is used to reduce the power loop high frequency oscillations.

Figure 23. Schematic of the half-bridge mode switching test circuit with device RC snubbers ( $R_{s1} = 5\Omega$ ,  $C_{s1} = 95pF$ ) and a bus RC snubber ( $R_S = 2.5\Omega$ ,  $C_S = 100nF$ ).















#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_T$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

#### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.