

0.3 pC Charge Injection, 100 pA Leakage CMOS ± 5 V / 5 V / 3 V 4-Channel Multiplexer

DESCRIPTION

The DG604E is an analog 4-channel CMOS, multiplexer, designed to operate from a +3 V to +16 V single supply, or from \pm 3 V to \pm 8 V, dual supplies. The DG604E is fully specified at +3 V, +5 V and \pm 5 V.

The DG604E offers ultralow charge injection less than \pm 0.4 pC over the entire signal range and leakage currents of 16 pA typical at 25 °C. It offers on resistance of 64 Ω typ., and low parasitic capacitance of 4.2 pF source off, and 11 pF Drain on. The part is ideal for analog front end, data acquisition and sample and hold designs providing fast and precision signal switching.

The DG604E switches one of four inputs to a common output as determined by the 3-bit binary address lines: A0, A1, and EN. Each switch conducts equally well in both directions when on, blocks input voltages up to the supply level when off, and exhibits break before make switching action.

All control logic inputs have guaranteed 2 V logic high limits when operating from +5 V or \pm 5 V supplies and 1.4 V when operating from a 3 V supply.

The DG604E operating temperature range is specified from -40 °C to +125 °C. It is available in 14 lead TSSOP and the space saving 1.8 mm x 2.6 mm miniQFN package.

FEATURES

 Ultra low charge injection (less than ± 0.4 pC, typ. over the full analog signal range)




ROHS COMPLIANT HALOGEN FREE

- Leakage current < 0.5 nA max. at 85 °C (for DG604EEQ-T1-GE4)
- Low switch capacitance (C_{S(off)}, 4.2 pF typ.)
- Fully specified with single supply operation at 3 V, 5 V, and dual supplies at ± 5 V
- CMOS / TTL compatible
- 414 MHz, -3 dB bandwidth
- Excellent isolation and crosstalk performance (typ. > -60 dB at 10 MHz)
- Fully specified from -40 °C to +85 °C and -40 °C to +125 °C
- 14 pin TSSOP and 16 pin miniQFN package (1.8 mm x 2.6 mm)
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912


APPLICATIONS


- Data acquisition systems
- · Medical instruments
- Precision instruments
- Communications systems
- Automated test equipment
- · Sample and hold circuit
- Relay replacement

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Device Marking: Rxx for DG604E (miniQFN16) xx = Date/Lot Traceability Code





S17-1098-Rev. A, 17-Jul-17 **1** Document Number: 75612



Vishay Siliconix

TRUTH TABLE			
ENABLE	SELECTI	ED INPUT	ON SWITCHES
INPUT	A1	A0	DG604E
L	X	X	All switches open
Н	L	L	D to S1
Н	L	Н	D to S2
Н	Н	L	D to S3
Н	Н	Н	D to S4

ORDERING INFORMATION					
TEMP. RANGE	PACKAGE	PART NUMBER			
-40 °C to +125 °C a	14 pin TSSOP	DG604EEQ-T1-GE4			
-40 C t0 +125 C "	16 pin miniQFN	DG604EEN-T1-GE4			

Note

a. -40 °C to +85 °C datasheet limits apply

ABSOLUTE MAXIMUM RATING	S (T _A = 25 °C, unless other	wise noted)	
PARAMETER		LIMIT	UNIT
V+ to V-		-0.3 to +18	
GND to V-		18	
V _S , V _D		(V-) -0.3 to (V+) + 0.3 or 30 mA, whichever occurs first	V
Digital inputs ^a		(GND) -0.3 to (V+) + 0.3	
Continuous current (any terminal)		30	A
Peak current, S or D (pulsed 1 ms, 10 % dut	y cycle)	100	- mA
Storage temperature		-65 to +150	°C
Device dissination (postesse) h	14 pin TSSOP °	450	\/
Power dissipation (package) ^b	16 pin miniQFN ^{d, e}	525	mW
Theymal vaciation as (marked a) h	14 pin TSSOP	178	°C ///
Thermal resistance (package) ^b	16 pin miniQFN	152	°C/W
ESED / HBM	EIA / JESD22-A114-A	2K	V
ESD / CDM	EIA / JESD22-C101-A	1K	7 v
Latch up	JESD78	300	mA

Notes

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection



		TEST CONDITIONS			-40 °C to	+125 °C	-40 °C t	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = -5 V V _{IN A0, A1, AND ENABLE} = 2 V, 0.8 V ^a	TEMP.b	TYP. °	MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Analog Switch									
Analog signal range e	V _{ANALOG}		Full	-	-5	5	-5	5	V
Drain-source On-resistance	R _{DS(on)}	$I_S = 1 \text{ mA}, V_D = -3 \text{ V}, 0 \text{ V}, +3 \text{ V}$	Room Full	64	-	101 135	-	101 119	
On-resistance match	$\Delta R_{DS(on)}$	$I_S = 1 \text{ mA}, V_D = \pm 3 \text{ V}$	Room	0.5	-	5	-	5	Ω
On-resistance flatness	R _{flat(on)}	I _S = 1 mA, V _D = -3 V, 0 V, +3 V	Room	15	-	20	-	20	
Switch off	I _{S(off)}		Room	± 0.003	-0.1	0.1	-0.1	0.1	
leakage current (for 14 pin TSSOP)	I _{D(off)}	$V_{+} = 5.5 \text{ V}, V_{-} = -5.5 \text{ V}$ $V_{D} = \pm 4.5 \text{ V}, V_{S} = \mp 4.5 \text{ V}$	Full Room	± 0.009	-18 -0.1	18 0.1	-0.5 -0.1	0.5 0.1	
Switch on		V+ = 5.5 V. V- = -5.5 V.	Full Room	- ± 0.016	-18 -0.1	18 0.1	-0.5 -0.1	0.5 0.1	
leakage current (for 14 pin TSSOP)	I _{D(on)}	$V_{\rm D} = V_{\rm S} = \pm 4.5 \text{ V}$	Full	-	-18	18	-0.5	0.5	nA
Switch off	I _{S(off)}	V+ = 5.5 V. V- = -5.5 V	Room Full	± 0.003	-1 -18	1 18	-1 -2	1 2	
leakage current (for 16 pin miniQFN)	I _{D(off)}	$V_D = \pm 4.5 \text{ V}, V_S = \mp 4.5 \text{ V}$	Room Full	± 0.009	-1 -18	1 18	-1 -2	1 2	
Switch on leakage current	I _{D(on)}	V+ = 5.5 V, V- = -5.5 V,	Room	± 0.016	-1	1	-1	1	
(for 16 pin miniQFN)	'D(on)	$V_D = V_S = \pm 4.5 \text{ V}$	Full	-	-18	18	-2	2	
Digital Control	l	l v	l	1	l	1	l	1	l
Input current, V _{IN} low	I _{IL}	VIN A0, A1 and ENABLE Under test = 0.8 V	Full	0.00001	-0.1	0.1	-0.1	0.1	μΑ
Input current, V _{IN} high	I _{IH}	VIN A0, A1 and ENABLE Under test = 2 V	Full	0.00001	-0.1	0.1	-0.1	0.1	
Input capacitance	C _{IN}	f = 1 MHz	Room	5	-	_	_	_	pF
Dynamic Characteristi	CS		T =	1 00	I	1 07	Ι	1 07	l
Transition time	t _{TRANS}	$\begin{split} V_{S(CLOSE)} = 3 \text{ V}, \ V_{S(OPEN)} = 0 \text{ V}, \\ R_L = 300 \ \Omega, \ C_L = 35 \text{ pF} \end{split}$	Room Full	29 -	-	67 87	-	67 82	
T			Room	26	-	54	-	54	
Turn-on time	t _{ON}	$R_L = 300 \Omega, C_L = 35 pF$	Full	-	-	61	-	58	
Turn-off time	t _{OFF}	$V_S = \pm 3 \text{ V}$	Room Full	22	-	52 70	-	52 57	ns
Break-before-make	t _{BBM}	V _S = 3 V	Room	7	-	-	-	-	
time	-pBIVI	$R_L = 300 \Omega, C_L = 35 pF$	Full	-	2	-	2	-	
Charge injection ^e	Q _{INJ}	$V_{GEN} = 0 \text{ V}, R_{GEN} = 0 \Omega, C_L = 1 \text{ nF}$	Room	-0.3	-	-	-	-	рC
Off isolation e	OIRR	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	Room	-67	-	-	-	-	dB
Bandwidth e Channel-to-channel crosstalk e	BW X _{TALK}	$R_L = 50 \Omega$, $C_L = 5 pF$ $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	Room	-65	-	-	-	-	MHz dB
Source off capacitance e	C _{S(off)}	·	Room	4.2	-	-	-	-	
Drain off capacitance ^e	C _{D(off)}	f = 1 MHz	Room	6.8	-	-	-	-	рF
Drain on capacitance e	$C_{D(on)}$		Room	11	-	-	=.	-	



Vishay Siliconix

SPECIFICATIONS	FOR DU	JAL SUPPLIES (V+ = 5 V, V	/- = -5 V)					
		TEST CONDITIONS			-40 °C to +125 °C		-40 °C to	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = -5 V V _{IN AO, A1, AND ENABLE} = 2 V, 0.8 V ^a	TEMP.b	TYP.¢	MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Power Supply									
Power supply current	I+		Room	0.0004	-	0.5	-	0.5	
Power supply current	1+		Full	-	-	1	-	1	
Negative supply	I-	$V_{IN} = 0 \text{ V or V} +$	Room	-0.0004	-0.5	-	-0.5	-	μA
current	'-	VIN = 0 V OI V+	Full	-	-1	-	-1	-	μΑ
Ground current	1		Room	-0.0004	-0.5	-	-0.5	-	
Ground current	I _{GND}		Full	-	-1	-	-1	-	

Notes

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection



		TEST CONDITIONS			-40 °C to +125 °C		C -40 °C to +85 °C		
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = 0 V V _{IN AO, A1, AND ENABLE} = 2 V, 0.8 V a	TEMP.b	TYP. °	MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Analog Switch									
Analog signal range e	V _{ANALOG}		Full	-	0	5	0	5	V
Drain-source	R _{DS(on)}	$I_S = 1 \text{ mA}, V_D = +3.5 \text{ V}$	Room	134	-	181	-	181	
On-resistance	1 DS(on)	ig = 1 ma, vp = +0.5 v	Full	-	-	232	-	208	
On-resistance match	$\Delta R_{DS(on)}$	$I_S = 1 \text{ mA}, V_D = +3.5 \text{ V}$	Room	1.4	=	7	-	7	Ω
	D3(0H)	.3 ,	Full	-	-	9	-	8	
On-resistance flatness	R _{flat(on)}	$I_S = 1 \text{ mA}, V_D = 0 \text{ V}, +3.5 \text{ V}$	Room	36	-	50	-	50	
	· · · · · · · · · · · · · · · · · · · ·	.5,	Full	-	-	54	-	52	
0 11-1 11	I _{S(off)}	V 55V V 0V	Room	± 0.002	-0.1	0.1	-0.1	0.1	
Switch off leakage current	-5(011)	V+ = 5.5 V, V- = 0 V $V_D = 1 V / 4.5 V,$	Full	-	-18	18	-0.5	0.5	
(for 14 pin TSSOP)	I _{D(off)}	$V_{S} = 4.5 \text{ V} / 1 \text{ V}$	Room	± 0.007	-0.1	0.1	-0.1	0.1	
	-D(011)		Full	-	-18	18	-0.5	0.5	
Switch on	1	V+ = 5.5 V, V- = 0 V	Room	± 0.01	-0.1	0.1	-0.1	0.1	
leakage current (for 14 pin TSSOP)	I _{D(on)}	$V_D = V_S = 1 \text{ V} / 4.5 \text{ V}$	Full	-	-18	18	-0.5	0.5	
,			Room	± 0.002	-1	1	-1	1	nA
Switch off	I _{S(off)}	V+ = 5.5 V, V- = 0 V	Full	-	-18	18	-2	2	
eakage current for 16 pin miniQFN)		$V_D = 1 \text{ V } / 4.5 \text{ V},$ $V_S = 4.5 \text{ V } / 1 \text{ V}$	Room	± 0.007	-1	1	-1	1	
(ioi io piiriiiiiiQi ii)	I _{D(off)}	VS = 4.5 V / 1 V	Full	-	-18	18	-2	2	
Switch on		V. 55V.V. 0.V.	Room	± 0.01	-1	1	-1	1	
leakage current (for 16 pin miniQFN)	I _{D(on)}	$V_{+} = 5.5 \text{ V}, V_{-} = 0 \text{ V},$ $V_{D} = V_{S} = 1 \text{ V} / 4.5 \text{ V}$	Full	-	-18	18	-2	2	
Digital Control									
Input current, V _{IN} low	I _{IL}	V _{IN A0, A1, and ENABLE} Under test = 0.8 V	Full	0.00001	-0.1	0.1	-0.1	0.1	μA
Input current, V _{IN} high	I _{IH}	V _{IN A0, A1, and ENABLE} Under test = 2 V	Full	0.00001	-0.1	0.1	-0.1	0.1	μΑ
Input capacitance	C _{IN}	f = 1 MHz	Room	5	-	-	-	-	pF
Dynamic Characteristics	s								
Transition time	t _{TRANS}		Room	47	-	70	-	70	
Transition time	TRANS		Full	-	-	116	-	91	
Turn-on time	ton	$V_{S(CLOSE)} = 3 \text{ V}, V_{S(OPEN)} = 0 \text{ V},$	Room	32	-	52	-	52	
Turri on time	t _{ON}	$R_L = 300 \Omega, C_L = 35 pF$	Full	=.		63	=.	57	ns
Turn-off time	t _{OFF}		Room	26	-	46	-	46	113
Taill on time	OFF		Full	=.		61	=.	55	
Break-before-make-time	t _{BMM}		Room	22	=	-	-	-	
Dicar boloro marc ame	-RWW		Full	-	3	-	3	-	
Charge injection e	Q _{INJ}	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V_{GEN} = 0 V$	Full	-0.03	-	-		-	рС
Off-isolation e	OIRR		Room	-66	-	-	-	-	
Channel-to-channel crosstalk ^e	X _{TALK}	$f = 10 \text{ MHz}, R_L = 50 \Omega, C_L = 5 \text{ pF}$	Room	-64	ı	-	-	-	dB
Bandwidth ^e	BW	$R_L = 50 \Omega, C_L = 5 pF$	Room	358	=	-	=	-	MHz
Source off capacitance e	C _{S(off)}			4.4	=	-	-	-	
Drain off capacitance e	C _{D(off)}	f = 1 MHz	Room	7.3	-	-	-	-	pF
Drain on capacitance e	C _{D(on)}]		12	-	-	-	-	



Vishay Siliconix

SPECIFICATIONS	FOR SIN	IGLE SUPPLY (V+ = 5 V, V-	- = 0 V)						
		TEST CONDITIONS	TEMP.b	TYP. °	-40 °C to	+125 °C	-40 °C to	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = 0 V V _{IN AO, A1, AND ENABLE} = 2 V, 0.8 V ^a			MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Power Supply									
Power supply current	l+		Room	0.0002	-	0.5	1	0.5	
1 ower supply current	IT	l ⁺	Full	-	-	1	1	1	
Negative supply current	I-	$V_{IN} = 0 \text{ V or V} +$	Room	-0.0002	-0.5	-	-0.5	-	μA
Negative supply current	'-	VIN = 0 V OI V+	Full	-	-1	-	-1	-	μΑ
Ground current	1			-0.0002	-0.5	-	-0.5	-	
Giodila carrent	IGND		Full	-	-1	-	-1	-	

Notes

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection



		TEST CONDITIONS			-40 °C to +125 °C		-40 °C to +85 °C		
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 3 V, V- = 0 V V _{IN A0, A1, AND ENABLE} = 1.4 V, 0.6 V ^a	TEMP. b	TYP. °	MIN. d	MAX. d	MIN. d	MAX. d	UNI
Analog Switch									
Analog signal range e	V _{ANALOG}		Full	-	-	3	-	3	V
Drain-source On-resistance	R _{DS(on)}	I _S = 1 mA, V _D = +1.5 V	Room	319	-	416	-	416	
On-resistance	- (- /	-	Full	-	-	478	-	453	Ω
On-resistance match	$\Delta R_{DS(on)}$	$I_S = 1 \text{ mA}, V_D = +1.5 \text{ V}$	Room Full	7	-	15 17	-	15 16	
			Room	± 0.001	-0.1	0.1	-0.1	0.1	
Switch off	I _{S(off)}	V+ = 3.3 V, V- = 0 V	Full	- 0.001	-18	18	-0.5	0.5	
leakage current		$V_D = 1 V / 3 V$,	Room	± 0.006	-0.1	0.1	-0.5	0.5	
(for 14 pin TSSOP)	I _{D(off)}	V _S = 3 V / 1 V	Full	± 0.000	-18	18	-0.1	0.1	
Curitala an			_	- 0.006					
Switch on leakage current	I _{D(on)}	V+ = 3.3 V, V- = 0 V $V_D = V_S = 1 \text{ V} / 3 \text{ V}$	Room Full	± 0.006	-0.1 -18	0.1 18	-0.1 -0.5	0.1	
(for 14 pin TSSOP)						1			nA
Switch off	I _{S(off)}	V+ = 3.3 V, V- = 0 V	Room	± 0.001	-1		-1	1	
leakage current		$V_D = 1 \text{ V} / 3 \text{ V},$	Full	-	-18	18	-2	2	
(for 16 pin miniQFN)	I _{D(off)}	$V_{S} = 3 \text{ V} / 1 \text{ V}$	Room	± 0.006	-1	1	-1	1	
	(- /		Full	-	-18	18	-2	2	
Switch on leakage current	le.	V+ = 3.3 V, V- = 0 V,	Room	± 0.006	-1	1	-1	1	
(for 16 pin miniQFN)	I _{D(on)}	$V_D = V_S = 1 \text{ V} / 3 \text{ V}$	Full	-	-18	18	-2	2	
Digital Control									
Input current, V _{IN} low	I _{IL}	V _{IN A0, A1 and ENABLE} under test = 0.6 V	Full	0.000008	-1	1	-1	1	μA
Input current, V _{IN} high	I _{IH}	V _{IN A0, A1 and ENABLE} under test = 1.4 V	Full	0.000008	-1	1	-1	1	μΑ
Input capacitance	C_{IN}	f = 1 MHz	Room	5	-	-	-	-	pF
Dynamic Characterist	ics								
Transition time	t		Room	138	-	163	-	163	
Transition time	t _{TRANS}		Full	-	-	197	-	195	
Turn-on time	+	$V_{S(CLOSE)} = 3 \text{ V}, V_{S(OPEN)} = 0 \text{ V},$	Room	95	-	117	-	117	
rum-on time	t _{ON}	$R_L = 300 \Omega, C_L = 35 \text{ pF}$	Full	-	-	145	-	135	ne
Turn off time			Room	55	-	76	-	76	ns
Turn-off time	t _{OFF}		Full	-	-	98	=.	90	
Dural, bafana mala tima	1		Room	58	-	-	-	-	
Break-before-make-time	t _{BMM}		Full	-	5	-	5	-	
Charge injection e	Q _{INJ}	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V_{GEN} = 0 V$	Full	0.01	-	-	-	-	рС
Off-isolation e	OIRR		Room	-66	-	-	-	-	
Channel-to-channel crosstalk e	X _{TALK}	$f = 10 \text{ MHz}, R_L = 50 \Omega, C_L = 5 \text{ pF}$	Room	-64	-	-	-	-	dB
Bandwidth e	BW	$R_L = 50 \Omega, C_L = 5 pF$	Room	318	-	-	-	-	MHz
Source off capacitance e	C _{S(off)}		Room	4.6	_	-	-	-	
Drain off capacitance e	C _{D(off)}	f = 1 MHz	Room	7.7	-	-	-	-	рF
Channel on capacitance e	C _{D(on)}		Room	12.6	-	-	-	-	



Vishay Siliconix

SPECIFICATIONS	S FOR SI	NGLE SUPPLY (V+ = 3 V, V-	= 0 V)						
		TEST CONDITIONS			-40 °C to +125 °C		-40 °C to	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 3 V, V- = 0 V V _{IN AO, A1, AND ENABLE} = 1.4 V, 0.6 V ^a	TEMP. b	TYP. °	MIN. ^d	MAX. d	MIN. d	MAX. d	UNIT
Power Supply									
Power supply current	I+		Room	0.0001	-	0.5	-	0.5	
1 ower supply current	1+	1+	Full	-	-	1	-	1	
Negative supply	I-	V _{IN} = 0 V or V+	Room	-0.0001	-0.5	-	-0.5	-	μA
current	1-	V _{IN} = 0 V OI V+	Full	-	-1	-	-1	-	μΑ
Ground current	1		Room	-0.0001	-0.5	-	-0.5	-	
Ground current	IGND		Full	-	-1	-	-1	-	


Notes

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. V_D (Single Supply Voltage)




95




On-Resistance vs. Analog Voltage and Temperature



On-Resistance vs. Analog Voltage and Temperature




On-Resistance vs. Analog Voltage and Temperature




Insertion Loss, Off-Isolation, Crosstalk vs. Frequency




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Leakage Current vs. Temperature




Leakage Current vs. Temperature




Leakage Current vs. Temperature



Charge Injection vs. Analog Voltage




Switching Threshold vs. Supply Voltage




Switching Threshold vs. Supply Voltage




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Supply Current vs. Switching Frequency




Supply Current vs. Temperature




Supply Current vs. Enable Input Voltage



Supply Current vs. Switching Frequency



Supply Current vs. Temperature



Switching Time vs. Temperature

TEST CIRCUITS




Fig. 1 - Transition Time




Fig. 2 - Enable Switching Time




Fig. 3 - Break-Before-Make



TEST CIRCUITS




Fig. 4 - Charge Injection




Fig. 5 - Insertion Loss




Fig. 6 - Off-Isolation




Fig. 7 - Crosstalk





Fig. 8 - Source / Drain Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg275612.

Thin miniQFN16 Case Outline



DIMENSIONS		MILLIMETERS (1)			INCHES		
DIMENSIONS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.50	0.55	0.60	0.020	0.022	0.024	
A1	0	-	0.05	0	-	0.002	
A3	0.15 ref.				0.006 ref.		
b	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.50	2.60	2.70	0.098	0.102	0.106	
е		0.40 BSC		0.016 BSC			
E	1.70	1.80	1.90	0.067	0.071	0.075	
L	0.35	0.40	0.45	0.014	0.016	0.018	
L1	0.45	0.50	0.55	0.018	0.020	0.022	
N (3)		16			16		
Nd ⁽³⁾		4			4		
Ne ⁽³⁾		4			4		

Notes


- (1) Use millimeters as the primary measurement.
- (2) Dimensioning and tolerances conform to ASME Y14.5M. 1994.
- (3) N is the number of terminals. Nd and Ne is the number of terminals in each D and E site respectively.
- (4) Dimensions b applies to plated terminal and is measured between 0.15 mm and 0.30 mm from terminal tip.
- (5) The pin 1 identifier must be existed on the top surface of the package by using identification mark or other feature of package body.
- (6) Package warpage max. 0.05 mm.

ECN: T16-0226-Rev. B, 09-May-16

DWG: 6023




14L TSSOP



Notes:

- 1. All dimensions are in millimeters (angles in degrees)
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982
- Dimension 'D' does not include mold flash, protrusions or gate burrs

- △ Dimension 'E1' does not include internal flash or protrusion △ Dimension 'b' does not include dambar protrusion △ Cross section B to B to be determined at 0.10 mm to 0.25 mm from the lead tip




SYMBOL	MINIMUM	NOMINAL	MAXIMUM
Α	-	-	1.20
A1	0.05	-	0.15
A2	0.80	0.90	1.05
D	4.9	5.0	5.1
E1	4.3	4.4	4.5
E	6.2	6.4	6.6
L	0.45	0.60	0.75
R	0.09	-	-
R1	0.09	-	-
b	0.19	-	0.30
b1	0.19	0.22	0.25
С	0.09	-	0.20
c1	0.09	-	0.16
θ1	0°	-	8°
L1		1.0 ref.	•
е		0.65 BSC	

DWG: 5962

Document Number: 69938 www.vishay.com Revision: 14-Jan-08



RECOMMENDED MINIMUM PADS FOR MINI QFN 16L





Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.