
### 5V 32K X 8 CMOS SRAM (Common I/O)

#### **Features**


- Pin compatible with AS7C256
- Industrial and commercial temperature options
- Organization: 32,768 words × 8 bits
- High speed
  - 10/12/15/20 ns address access time
  - 5, 6, 7, 8 ns output enable access time
- Very low power consumption: ACTIVE
  - 412.5 mW max @ 10 ns
- Very low power consumption: STANDBY
  - 11 mW max CMOS I/O
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  inputs

- TTL-compatible, three-state I/O
- 28-pin JEDEC standard packages
  - 300 mil SOJ
  - 8 × 13.4 mm TSOP 1
- ESD protection  $\geq$  2000 volts
- Latch-up current ≥ 200 mA
- 2.0V Data retention

#### Logic block diagram



#### Pin arrangement



#### **Selection guide**

	-10	-12	-15	-20	Unit
Maximum address access time	10	12	15	20	ns
Maximum output enable access time	5	6	7	8	ns
Maximum operating current	75	70	65	60	mA
Maximum CMOS standby current	2	2	2	2	mA



#### **Functional description**

The AS7C256A is a 5.0V high-performance CMOS 262,144-bit Static Random-Access Memory (SRAM) device organized as 32,768 words × 8 bits. It is designed for memory applications requiring fast data access at low voltage, including Pentium<sup>TM</sup>, PowerPC<sup>TM</sup>, and portable computing. Alliance's advanced circuit design and process techniques permit 5.0V operation without sacrificing performance or operating margins.

The device enters *standby mode* when  $\overline{\text{CE}}$  is high. CMOS standby mode consumes  $\leq 11$  mW. Normal operation offers 75% power reduction after initial access, resulting in significant power savings during CPU idle, suspend, and stretch mode.

Equal address access and cycle times  $(t_{AA}, t_{RC}, t_{WC})$  of 10/12/15/20 ns with output enable access times  $(t_{OE})$  of 5, 6, 7, 8 ns are ideal for high-performance applications. The chip enable  $(\overline{CE})$  input permits easy memory expansion with multiple-bank memory organizations.

A write cycle is accomplished by asserting chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  LOW. Data on the input pins I/O0-I/O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or  $\overline{CE}$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable  $(\overline{OE})$  or write enable  $(\overline{WE})$ .

A read cycle is accomplished by asserting chip enable ( $\overline{\text{CE}}$ ) and output enable ( $\overline{\text{OE}}$ ) LOW, with write enable ( $\overline{\text{WE}}$ ) high. The chip drives I/O pins with the data word referenced by the input address. When chip enable or output enable is high, or write enable is low, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible. Operation is from a single  $5.0 \pm 0.5$ V supply. The AS7C256A is packaged in high volume industry standard packages.

#### **Absolute maximum ratings**

Parameter	Symbol	Min	Max	Unit
Voltage on V <sub>CC</sub> relative to GND	$V_{t1}$	-0.5	+7.0	V
Voltage on any pin relative to GND	V <sub>t2</sub>	-0.5	$V_{CC} + 0.5$	V
Power dissipation	$P_{\mathrm{D}}$	_	1.0	W
Storage temperature (plastic)	T <sub>stg</sub>	-65	+150	°C
Ambient temperature with V <sub>CC</sub> applied	T <sub>bias</sub>	-55	+125	°C
DC current into outputs (low)	I <sub>OUT</sub>	_	20	mA

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Truth table

CE	WE	<del>OE</del>	Data	Mode
Н	X	X	High Z	Standby (I <sub>SB</sub> , I <sub>SB1</sub> )
L	Н	Н	High Z	Output disable (I <sub>CC</sub> )
L	Н	L	D <sub>OUT</sub>	Read (I <sub>CC</sub> )
L	L	X	D <sub>IN</sub>	Write (I <sub>CC</sub> )

**Key:** X = Don't care, L = Low, H = High



## **Recommended operating conditions**

Parameter	Symbol	Min	Typical	Max	Unit	
Supply voltage		$V_{CC}$	4.5	5.0	5.5	V
Input voltage	${ m V_{IH}}^{**}$	2.2	_	V <sub>CC</sub> +0.5	V	
input voitage	input voitage			_	0.8	V
Ambient operating temperature	commercial	$T_{\mathbf{A}}$	0	_	70	°C
Amoient operating temperature	industrial	$T_{\mathbf{A}}$	-40	-	85	°C

## DC operating characteristics (over the operating range) $^{I}$

			-1	10	-]	12	-1	15	-2	20		
Parameter	Sym	<b>Test conditions</b>	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Input leakage current	$ I_{LI} $	$V_{CC} = Max$ , $V_{in} = GND \text{ to } V_{CC}$	_	1	-	1	_	1	_	1	μA	
Output leakage current	I <sub>LO</sub>	$V_{CC} = Max,$ $V_{OUT} = GND \text{ to } V_{CC}$	_	1	_	1	_	1	_	1	μА	
Operating power supply current	$I_{CC}$	$V_{CC} = Max, \overline{CE} \le V_{IL}$ $f = f_{Max}, I_{OUT} = 0mA$	ı	75	1	70	1	65	1	60	mA	
Standby power	$I_{SB}$	$V_{CC} = Max, \overline{CE} \ge V_{IH}$ $f = f_{Max}$	ı	45	ı	45	1	40	ı	40	mA	
supply current	$I_{SB1}$	$\begin{aligned} &V_{CC} = \text{Max}, \overline{CE} \ge V_{CC} - 0.2V \\ &V_{IN} \le 0.2V \text{ or} \\ &V_{IN} \ge V_{CC} - 0.2V,  f = 0 \end{aligned}$	ı	2.0		2.0		2.0		2.0	mA	
Output voltage	$V_{OL}$		_	0.4	-	0.4	_	0.4	1	0.4	V	4
Carpar voltage	$V_{OH}$	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	ı	2.4	-	2.4	-	2.4	ı	V	4

# Capacitance (f = 1MHz, $T_a$ = room temperature, $V_{CC}$ = NOMINAL)<sup>4</sup>

Parameter	Symbol	Signals	<b>Test conditions</b>	Max	Unit
Input capacitance	$C_{IN}$	$A, \overline{CE}, \overline{WE}, \overline{OE}$	$V_{in} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O	$V_{in} = V_{out} = 0V$	7	pF

 $V_{IL}$  min = -1.0V for pulse width less than 5ns.  $V_{IH}$  max =  $V_{CC}$  + 2.0V for pulse width less than 5ns.




# Read cycle (over the operating range)<sup>2,8</sup>

		-1	10	-1	12	-]	15	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	10	_	12	_	15	_	20	-	ns	
Address access time	$t_{AA}$	_	10	-	12	-	15	_	20	ns	2
Chip enable $(\overline{CE})$ access time	t <sub>ACE</sub>	-	10	-	12	-	15	_	20	ns	2
Output enable (OE) access time	t <sub>OE</sub>	_	5	_	6	_	7	_	8	ns	
Output hold from address change	t <sub>OH</sub>	3	-	3	_	3	_	3	_	ns	4
CE LOW to output in low Z	$t_{CLZ}$	3	_	3	_	3	_	3	_	ns	3,4
CE HIGH to output in high Z	t <sub>CHZ</sub>	_	3	_	3	_	4	_	5	ns	3,4
OE LOW to output in low Z	$t_{OLZ}$	0	-	0	_	0	_	0	_	ns	3,4
OE HIGH to output in high Z	t <sub>OHZ</sub>	_	3	_	3	_	4	_	5	ns	3,4
Power up time	$t_{\mathrm{PU}}$	0	1	0	_	0		0	_	ns	3,4
Power down time	$t_{\rm PD}$	_	10	-	12	_	15	-	20	ns	3,4


### **Key to switching waveforms**

Rising input Falling input Undefined output/don't care

### Read waveform 1 (address controlled)<sup>2,5,6,8</sup>



# Read waveform 2 (CE controlled)<sup>2,5,7,8</sup>







## Write cycle (over the operating range)<sup>9</sup>

	-1	10	-1	12	-1	15	-2	20		
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
t <sub>WC</sub>	10	_	12	_	15	_	20	-	ns	
$t_{CW}$	8	-	8	-	10	-	12	1	ns	
$t_{AW}$	8	_	8	_	10	_	12	_	ns	
t <sub>AS</sub>	0	_	0	_	0	_	0	_	ns	
$t_{WP}$	7	_	8	_	9	_	12	_	ns	
t <sub>WR</sub>	0	_	0	_	0	_	0	_	ns	
t <sub>AH</sub>	0	_	0	_	0	_	0	_	ns	
$t_{\mathrm{DW}}$	5		6	-	8	-	10	1	ns	
t <sub>DH</sub>	0	_	0	_	0	_	0	_	ns	3,4
$t_{WZ}$	_	5	_	6	-	7	_	8	ns	3,4
$t_{OW}$	3	_	3	-	3	_	3	_	ns	3,4
	$\begin{array}{c} t_{WC} \\ t_{CW} \\ t_{AW} \\ t_{AS} \\ t_{WP} \\ t_{WR} \\ t_{DW} \\ t_{DH} \\ t_{WZ} \\ \end{array}$	Symbol         Min           t <sub>WC</sub> 10           t <sub>CW</sub> 8           t <sub>AW</sub> 8           t <sub>AS</sub> 0           t <sub>WP</sub> 7           t <sub>WR</sub> 0           t <sub>AH</sub> 0           t <sub>DW</sub> 5           t <sub>DH</sub> 0           t <sub>WZ</sub> -	twc 10 - tcw 8 - tAW 8 - tAS 0 - tWP 7 - tWR 0 - tAH 0 - tDW 5 - tWZ - 5	Symbol         Min         Max         Min           t <sub>WC</sub> 10         -         12           t <sub>CW</sub> 8         -         8           t <sub>AW</sub> 8         -         8           t <sub>AS</sub> 0         -         0           t <sub>WP</sub> 7         -         8           t <sub>WR</sub> 0         -         0           t <sub>AH</sub> 0         -         0           t <sub>DW</sub> 5         -         6           t <sub>DH</sub> 0         -         0           t <sub>WZ</sub> -         5         -	Symbol         Min         Max         Min         Max           t <sub>WC</sub> 10         -         12         -           t <sub>CW</sub> 8         -         8         -           t <sub>AW</sub> 8         -         8         -           t <sub>AS</sub> 0         -         0         -           t <sub>WP</sub> 7         -         8         -           t <sub>WR</sub> 0         -         0         -           t <sub>AH</sub> 0         -         0         -           t <sub>DW</sub> 5         -         6         -           t <sub>DH</sub> 0         -         0         -           t <sub>WZ</sub> -         5         -         6	Symbol         Min         Max         Min         Max         Min           t <sub>WC</sub> 10         -         12         -         15           t <sub>CW</sub> 8         -         8         -         10           t <sub>AW</sub> 8         -         8         -         10           t <sub>AS</sub> 0         -         0         -         0           t <sub>WP</sub> 7         -         8         -         9           t <sub>WR</sub> 0         -         0         -         0           t <sub>AH</sub> 0         -         0         -         0           t <sub>DW</sub> 5         -         6         -         8           t <sub>DH</sub> 0         -         0         -         0           t <sub>WZ</sub> -         5         -         6         -	Symbol         Min         Max         Min         Max         Min         Max           t <sub>WC</sub> 10         -         12         -         15         -           t <sub>CW</sub> 8         -         8         -         10         -           t <sub>AW</sub> 8         -         8         -         10         -           t <sub>AS</sub> 0         -         0         -         0         -           t <sub>WP</sub> 7         -         8         -         9         -           t <sub>WR</sub> 0         -         0         -         0         -           t <sub>AH</sub> 0         -         0         -         0         -           t <sub>DW</sub> 5         -         6         -         8         -           t <sub>DH</sub> 0         -         0         -         0         -           t <sub>WZ</sub> -         5         -         6         -         7	Symbol         Min         Max         Min         Max         Min         Max         Min         Max         Min           t <sub>WC</sub> 10         -         12         -         15         -         20           t <sub>CW</sub> 8         -         8         -         10         -         12           t <sub>AW</sub> 8         -         8         -         10         -         12           t <sub>AS</sub> 0         -         0         -         0         -         0           t <sub>WP</sub> 7         -         8         -         9         -         12           t <sub>WR</sub> 0         -         0         -         0         -         0           t <sub>AH</sub> 0         -         0         -         0         -         0           t <sub>DW</sub> 5         -         6         -         8         -         10           t <sub>DH</sub> 0         -         0         -         0         -         0           t <sub>WZ</sub> -         5         -         6         -         7         -	Symbol         Min         Max         Min         Max         Min         Max         Min         Max           tWC         10         -         12         -         15         -         20         -           tCW         8         -         8         -         10         -         12         -           tAW         8         -         8         -         10         -         12         -           tAS         0         -         0         -         0         -         0         -           tWP         7         -         8         -         9         -         12         -           tWR         0         -         0         -         0         -         0         -           tAH         0         -         0         -         0         -         0         -           tDW         5         -         6         -         8         -         10         -           tWZ         -         5         -         6         -         7         -         8	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

# Write waveform 1 (WE controlled)9




# Write waveform 2 (CE controlled)9






#### **AC** test conditions

- Output load: see Figure B
- Input pulse level: GND to  $V_{CC}$  See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.






#### **Notes**

- 1 During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CE}$  is required to meet  $I_{SB}$  specification.
- 2 For test conditions, see AC Test Conditions, Figures A, B.
- 3 These parameters are specified with CL = 5pF, as in Figures B. Transition is measured  $\pm 500mV$  from steady-state voltage.
- 4 This parameter is guaranteed, but not tested.
- 5 WE is High for read cycle.
- 6  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are Low for read cycle.
- 7 Address valid prior to or coincident with  $\overline{CE}$  transition Low.
- 8 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 9 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 10 C=30pF, except on High Z and Low Z parameters, where C=5pF.




## Package diagrams

# 28-pin SOJ



	28-pii	n SOJ						
	Min	Max						
	in inches							
A	0.128	0.148						
<b>A1</b>	0.026	-						
<b>A2</b>	0.095	0.105						
В	0.026	0.032						
b	0.016	0.020						
c	0.007	0.010						
D	0.720	0.730						
E	0.255	0.275						
<b>E1</b>	0.295	0.305						
<b>E2</b>	0.330	0.340						
e	0.050	BSC						

# 28-pin TSOP1



	28-pin	TSOP1						
	8×13.	4 mm						
	Min Max							
A	1.00	1.20						
<b>A1</b>	0.05	0.15						
<b>A2</b>	0.91	1.05						
b	0.17	0.27						
c	0.10	0.20						
D	11.70	11.90						
e	0.55 no	ominal						
E	7.90	8.10						
Hd	13.20	13.60						
L	0.50	0.70						
α	0°	5°						



## **Ordering information**

Package / Access time	Temperature	10 ns	12 ns	15 ns	20 ns
Plastic SOJ, 300 mil	Commercial	AS7C256A-10JC	AS7C256A-12JC	AS7C256A-15JC	AS7C256A-20JC
rastic 500, 500 mm	Industrial	AS7C256A-10JI	AS7C256A-12JI	AS7C256A-15JI	AS7C256A-20JI
TSOP 8x13.4mm	Commercial	AS7C256A-10TC	AS7C256A-12TC	AS7C256A-15TC	AS7C256A-20TC
1501 6x15.4mm	Industrial	AS7C256A-10TI	AS7C256A-12TI	AS7C256A-15TI	AS7C256A-20TI

Note: Add suffix 'N'to the above part number for lead free parts. (Ex. AS7C256A-10JIN)

## Part numbering system

AS7C	256A	-XX	X	C or I	X
SRAM prefix	Device number	Access time	Packages: J = SOJ 300 mil T = TSOP 8x13.4mm	Temperature range: C = 0 °C to 70 °C I = -40C to 85C	N= Lead Free Part





Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900

Fax: 408 - 855 - 4999

www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C256A Document Version: v.1.2

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems