

PIR Sensor Light Switch

Product Features

- Operating voltage: 5V (Typ.)
- Average supply current: 120µA (Typ.)
- 2 stage op-amp for filter.
- Build-in noise rejection circuit.
- On-chip regulator.
- Adjustable output duration
- Override function.
- ON/AUTO/OFF selectable by MODE pin
- Apply to AC 220V/50Hz and 110V/60Hz.
- Auto-reset if the ZC signal disappears over 3 seconds
- Output pulse (PT8A2641/5/7) to drive triac or output level (PT8A2642/6/8) to drive relay.
- CDS to enable/disable output.
- 40 second warm-up.
- Quick check mode for installation.


Product Description

The PT8A264X is a CMOS LSI chip designed for use in automatic PIR lamp control. It can operate with a 2-wire configuration for triac applications or with a 3-wire configuration for relay applications. The chip is equipped with operational amplifiers, a comparator, timer, a zero crossing detector, control circuit, a voltage regulator, a system oscillator, and an output timing oscillator.


Its PIR sensor detects infrared power variations induced by the motion of a human body and transforms it to a voltage variation. If the PIR output voltage variation conforms to the criteria (refer to the functional description), the lamp is turned on with an adjustable duration. The PT8A264X offers three operating modes (ON, AUTO, OFF) which can be set through the MODE pin. While the chip is working in the AUTO mode the user can override it and switch to the quickly install mode, or manual ON mode, or return to the AUTO mode by switching the power switch.

Block Diagram


Figure 1 Block Diagram




Pin Configuration




PT8A2641P/2641W




PT8A2642P/2642W




PT8A2645P/2645W



PT8A2646P/2646W



PT8A2647P/2647W



PT8A2648P/2648W

Pin Description

Part number						Pin name	I/O	Description
2641	2642	2645	2646	2647	2648			
1	1	1	1	1	1	GND	I	Ground
-	2	-	2	-	2	RELAY	O	RELAY drive output through an external NPN transistor, active high
2	-	2	-	2	-	TRIAC	O	TRIAC drive to output two negative pulses, active negative pulse.
3	3	3	3	3	3	OSCD	I/O	Output timing oscillator I/O It is connected to an external RC to adjust output duration.
4	4	4	4	4	4	OSCS	I/O	System oscillator I/O OSCS is connected to an external RC to set the system frequency. The system frequency =16KHz for normal application.
5	5	5	5	5	5	ZC	I	Schmitt input for AC zero crossing detection
6	6	6	6	6	6	CDS	I	CDS is connected to a CDS voltage divider for daytime/night auto-detection. Low input to this pin can disable the PIR input. CDS is a schmitt trigger input with 5-second input debounce time.
7	7	7	7	7	7	MODE	I/O	Operating mode selection input: V _{CC} : TRIAC/RELAY is always ON GND: TRIAC/RELAY is always OFF Open: Auto detection, outputs 31.25Hz square wave
8	8	8	8	8	8	Vcc	I	Positive power supply
9	9	9	9	9	9	VEE	O	Regulated voltage output The output voltage is about 3.6V with respect to GND.
10	10	-	-	-	-	RSTB	I	Chip reset input, active low
-	-	10	10	-	-	CDSO		CDS control circuit output signal, active high
-	-	-	-	10	10	COMPO		output of comparator, active high
11	11	11	11	11	11	OP1P	I	Noninverting input of OP1
12	12	12	12	12	12	OP1N	I	Inverting input of OP1
13	13	13	13	13	13	OP1O	O	Output of OP1
14	14	14	14	14	14	OP2P	I	Noninverting input of OP2, internal 1.8V default.
15	15	15	15	15	15	OP2N	I	Inverting input of OP2
16	16	16	16	16	16	OP2O	O	Output of OP2

Note: The active output width of COMPO is inversely proportional to the system frequency.

Maximum Ratings

Storage temperature	-40°C to +125°C
Supply Voltage to Ground Potential (Input & V _{CC} Only)	-GND -0.5V to V _{CC} +0.5V
Supply Voltage to Ground Potential (output & D/O Only)	-GND -0.5V to V _{CC} +0.5V
DC Input Voltage	-0.5V to +6.0V
DC Output Current	20mA
Power Dissipation	500mW

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		V _{CC}	Condition				
V _{CC}	Operating Voltage	-	-	4.75	5.0	6.0	V
V _{IH}	“H” Input Voltage	-	-	0.8	-	-	V _{CC}
V _{IL}	“L” Input Voltage	-	-	-	-	0.2	V _{CC}
F _{SYS}	System Oscillator Frequency	5V	ROSCS=430K COSCS=180P	12.8	16	19.2	KHz
T _A	Operating temperature	-	-	-20	25	70	°C

Electrical Characteristics

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		V _{CC}	Condition				
V _{TH1}	CDS “H” Transfer Voltage	5V		3.0	3.3	3.6	V
V _{TL1}	CDS “L” Transfer Voltage	5V		0.9	1.2	1.5	V
V _{TH2}	ZC “H” Transfer Voltage	5V		2.6	2.9	3.2	V
V _{TL2}	ZC “L” Transfer Voltage	5V		1.1	1.4	1.7	V
V _{TH3}	OSCS “H” Transfer Voltage	5V		2.7	3	3.3	V
V _{TL3}	OSCS “L” Transfer Voltage	5V		0.8	1	1.2	V
V _{TH4}	OSCD “H” Transfer Voltage	5V		2.7	3	3.3	V
V _{TL4}	OSCD “L” Transfer Voltage	5V		0.8	1	1.2	V
I _{IH}	High level leakage current (ZC,CDS)	5V	V _{IH} =4.5V	-1	-	1	μA
I _{IL}	Low level leakage current (ZC,CDS)	5V	V _{IL} =0.5V	-1	-	1	μA
I _{IHRSTB}	RSTB Input high level current	5V	V _{IH} =4.5V	-1	-	-5	μA
I _{OH}	Output source current(RELAY, TRIAC)	5V	VOH=4.5V	-6	-	-	mA
I _{OL}	Output sink current(RELAY, TRIAC)	5V	VOL=0.5V	15	-	-	mA
I _{OH}	Output source Current(CDSO,COMPO)	5V	VOH=4.5V	-5	-	-	mA
I _{OL}	Output sink current(CDSO,COMPO)	5V	VOL=0.5V	5	-	-	mA

Voltage regulation circuit

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		V _{CC}	Condition				
VEE	Regulator Output Voltage	5V	No load	3.24	3.6	3.96	V
OP2P	Noninverting input of OP2	5V	No load	1.62	1.8	1.98	V
ΔV_O	Line regulation	-	$4.5 \leq V_{CC} \leq 5.5V, I_L = 1mA$	-	30	50	mV
ΔV_{LDR}	Load regulation	5V	$0.5mA \leq I_L \leq 2mA$	-	60	100	mV

Operational amplifier and windows comparator

Symbol	Description	Test condition	Min	TYP	Max	Unit
BW	3dB band width	-	10	-	-	KHz
V _H	Threshold of windows comparator	V _{CC} =5V	1.8	2.0	2.2	V
V _L		V _{CC} =5V	1.35	1.5	1.65	V

Frequency of oscillator and Timing of ZC and trigger output

Symbol	Description	Test condition	Min	Typ	Max	Unit
F _{MODE}	Oscillator frequency/512	V _{CC} =5V, R _S =430K Ω , C _S =180P (PT8A264X)	25	31.25	37.5	Hz
T _{DZT}	Delay time from ZC to TRIAC		1.16	1.45	1.74	ms
T _{TPW}	TRIAC Pulse Width		50	62.5	75	μ s
T _{DZR}	Delay time from ZC rising edge to Relay		-	125	200	μ s

Power Dissipation

Symbol	Description	Test condition	Min	Typ	Max	Unit
I _{CC}	Power supply current	V _{CC} =5V, R _S =430K Ω , C _S =180P, R _D =2M Ω , C _D =104, other Input Pins=GND, all outputs float.	-	120	200	μ A

Functional Description

VEE: supplies power to the analog front end circuit, it is about a stable 3.6V with respect to GND normally.

OSCS: a system oscillator input pin. System frequency of 16KHz can be generated when connecting to an external RC shows as figure 2 (R=430K, C=180pf).

Figure 2 System oscillator





Figure 3 Output timing oscillator



OSCD: input pin of timing oscillator. It's connected to an external RC to obtain the desired output timer. Variable output turn-on duration can be achieved by selecting various values of RC or using a variable resistor, see figure 3.


Note: The minimum resistor should be low enough to 2K in order to provide adjustable range about 1000 times between min and max timer (The maximum resistor is 3M). It is recommended that CD is more than 103 in order to guarantee not too bad linearity.

RELAY (TRIAC): an output pin set as a RELAY driving (active high) output for the PT8A2642/6/8, or as a TRIAC driving (active low) output for the PT8A2641/5/7. The output active duration is controlled by the OSCD oscillating period.

CDS and CDSO: CDS has a schmitt trigger input structure. It is used to distinguish lightness. With a resistor divider including a CDS component, if light is weak enough, CDS is high the PIR input is active. Oppositely, the CDSO will be inactive when CDS is low. The input debounce time from inactive to active is 5 seconds. CDS should be pulled high without using this function. The input of CDS will be ignored once the output is active.


CDS	Status	CDSO
LOW	Day Time	inactive
HIGH	Night	active

Figure 4 CDS input interface and enable debounce



RSTB: used to reset the chip. It is internal pull-high and active low. The use of CRST can extend the power-on initial time. If the RSTB pin is an open circuit (without CRST), the initial time is the default (40 secs).

Figure 5 RSTB application example



Power on initial: Because the band-pass filter and amplifier require a warm up period to reach a stable state after power-on so any inputs should be ignored during this period.

In the AUTO mode within the first 10 seconds of power-on initialization, the system allows override control to access the quickly install mode. However, after 40 seconds of the initial time the system allows override control between ON and AUTO. It will remain in the warm up period if the total initial time has not elapsed after returning to AUTO.

In case that the ZC signal disappears more than 3 seconds, the chip will restart the initialization operation. However, the restart initial time is always 40 seconds and cannot be extended by adding CRST to the RSTB pin as shown in Fig.5.


MODE: a tri-state input pin used to select the operating mode.

MODE	Operating Mode	Description
VCC	Output always ON	RELAY outputs high at ZC rising edge TRIAC outputs negative pulse train with synchronizing to ZC
GND	Output always OFF	RELAY outputs low TRIAC outputs high
Open	AUTO	Outputs remain off state until activated by a valid PIR trigger signal. When working in the AUTO mode, the chip allows override control by switching the ZC signal. MODE outputs square wave with frequency of 31.25Hz.

ZC: a CMOS input structure. It receives AC line frequency and generates zero crossing pulses to synchronize the triac/relay driver. With an effective ZC signal switching (switch OFF/ON 2 times within 3 seconds), the system provides the following additional functions:

Quickly install mode: Within 10 seconds after power-on, effective ZC switching will force the chip to enter the quickly install mode. During the mode, the outputs will be active for a duration of 1.3 seconds each time a valid PIR trigger signal is received. If a time interval exceeds 32 seconds without a valid trigger input, the chip will enter the AUTO mode automatically.

Figure 6 Test mode



*&** : flash 3 times at 2Hz rate for 2641/5/7; for 2642/6/8, No flash


Override control: When the chip is working in the AUTO mode (MODE= open), the output is activated by a valid PIR trigger signal and the active output duration is controlled by the OSCD oscillating period. The lamp can be switched always to “ON” from the AUTO mode by either switching the MODE pin to VCC or switching the ZC signal by an OFF/ON operation of the power switch (OFF/ON twice within 3 seconds). The term “override” refers to the change of operating mode by switching the power switch. The chip can be toggled from ON to AUTO by an override operation. Shows as figure 7.

If the chip is overridden to ON and there is no further override operation, it will return to AUTO automatically after an internal preset ON time duration has elapsed. This override ON time duration is set to 5 hours, refer to fig 7.

The PT8A2641/5/7 will flash on output pin when changing the operating mode. It will flash 3 times at a 1Hz rate each time the chip changes from the AUTO mode to another mode or flash 3 times at a 2Hz rate when returning to the AUTO mode. But PT8A2642/6/8 does no flash at the same condition.

However, if the AUTO mode is changed by switching the MODE switch output will not flash.

Figure 7 ZC override timing




Any operations during flash period are inactive, the flash period is about 3s from AUTO to ON, 3s from ON to AUTO.

COMPO: COMPO is output from comparator, it can be output at pin 10 if needed. Signal from two-stage opamp outputs to a window comparator as pre-operation, COMPO outputs active positive pulses with various width once signal beyond window level. Whether an active PIR signal is detected, see trigger timing diagram below for detail.

Trigger timing

Figure 8 Trigger timing



Note: 1. One measurable trigger width (T_{mt}) from comparator output is 24ms~ 32ms which varies with frequency of system oscillator (typical system frequency=16KHz).


2. The output is activated if the trigger signal conforms to the following criteria:


- A trigger signal sustain duration:0.34 seconds.
- 2 trigger signals within 2 seconds with one of the trigger signal sustain:0.16 seconds.
- More than 3 measurable triggers within 2 seconds.

3. The output duration is set by an external RC that is connected to the OSCD pin.

Retrigger

If another signal is attained in trigger hold time, the circuit will be retriggered, and the trigger hold time will be started from this time.

Mechanical Information
16-Pin DIP


16-Pin SOIC


Ordering Information

Part Number	Package code	Package
PT8A2641PE	P	Lead free 16-Pin DIP
PT8A2641WE	W	Lead free 16-Pin SOIC
PT8A2642PE	P	Lead free 16-Pin DIP
PT8A2642WE	W	Lead free 16-Pin SOIC
PT8A2645PE*	P	Lead free 16-Pin DIP
PT8A2645WE*	W	Lead free 16-Pin SOIC
PT8A2646PE*	P	Lead free 16-Pin DIP
PT8A2646WE*	W	Lead free 16-Pin SOIC
PT8A2647PE*	P	Lead free 16-Pin DIP
PT8A2647WE*	W	Lead free 16-Pin SOIC
PT8A2648PE	P	Lead free 16-Pin DIP
PT8A2648WE	W	Lead free 16-Pin SOIC

Note:

- E = Pb-free and Green
- Adding X Suffix= Tape/Reel
- *Contact Pericom for availability.

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.