

AM29841DM

High Performance Bus Interface Latches

The Am29640 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The Am29841 and Am29842 are buffered, 10-bit wide versions of the popular '373 function. The Am29843 and Am29844 are 9-bit wide buttered latches with Preset (PRE) and Clear (CLR) - ideal for parity bus interfacing in high performance systems. The Am29845 and Am29846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) to allow multiuser control of the interface, e.g.,CS, DMA, and RD/WR. They are ideal for use as an output port requiring high loL/IOH.

All of the Am29600 high performance interface family products are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

© 2019 Rochester Electronics, LLC. All Rights Reserved 04122019

Am29841 - 46

High Performance Bus Interface Latches

DISTINCTIVE CHARACTERISTICS

- High-speed parallel latches

 Noninverting transparent tpp = 5.25ns typ
 Inverting transparent tpp = 6.0ns typ
- Buffered common latch enable, clear and preset input
- Three-state outputs glitch-free during power-up and down. Outputs have Schottky clamp to ground
- 48mA Commercial IOL, 32mA MIL IOL
- Low input/output capacitance
- 6pF inputs (typical)
 8pF outputs (typical)
- IOH specified 2.0V and 2.4V

GENERAL DESCRIPTION

The Am29840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The Am29841 and Am29842 are buffered, 10-bit wide versions of the popular '373 function. The Am29843 and Am29844 are 9-bit wide buffered latches with Preset (PRE) and Clear (CLR) – ideal for parity bus interfacing in high performance systems. The Am29845 and Am29846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables (OE1, OE2, OE3)

to allow multiuser control of the interface, e.g., \overline{CS} , DMA, and RD/WR. They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the Am29800 high performance interface family products are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.









Am29841 - 46

PIN DESCRIPTION

Pin No.	Name	1/0	Description
Am29841/43/	45 (Nonin	verting)	
11	CLA	1	When CLR is LOW, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
	Dį	1	The latch data inputs.
13	LE	1	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
	Yi	0	The 3-state latch outputs.
1	DE	1	The output enable control. When \overline{OE} is LOW, the outputs are enabled. When OE is HIGH, the outputs Y _i are in the high-impedance (off) state.
14	PRE	1	Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.
Am29842/44/	46 (inverti	ing)	
11	CLR	I I	When CLR is LOW, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
	Di	1	The latch inverting data inputs.
13	LE	1	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
	Yi	0	The 3-state latch outputs.
1	ŌĒ	1	The output enable control. When OE is LOW, the outputs are enabled. When OE is HIGH, the outputs Y ₁ are in the high-impedance (off) state.
14	PRE	I	Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.

FUNCTION TABLES

29841/43/45 (Noninverting)

	In	puts			Internal	Outputs	
CLR	PRE	ŌE	LE	Dı	Q	Yi	Function
н	н	н	х	X	X	Z	Hi-Z
н	н	н	н	٤	٤	Z	Hi-Z
н	н	н	н	н	н	Z	Hi-Z
н	н	н	L	x	NC	Z	Latched (Hi-Z)
н	н	L	н	L	L	L	Transparent
н	н	L	н	н	H	н	Transparent
н	н	L	L	X	NC	NC	Latched
н	L	L	х	x	н	н	Preset
L	н	L	x	х	L	L	Clear
L	L	L	x	х	н	н	Preset
L	н	н	L	x	L	z	Latched (Hi-Z)
н	L	н	L	x	н	z	Latched (Hi-Z)

29842/44/46 (Inverting)

	In	puts			Internal	Outputs	
CLR	PRE	ŌĒ	LE	Di	Qi	Yi	Function
н	н	н	х	х	x	Z	Hi-Z
н	н	н	н	н	L	z	Hi-Z
н	н	н	н	L	н	Z	Hi-Z
н	н	н	L	x	NC	z	Latched (Hi-Z)
Н	н	L	н	н	L	L	Transparent
н	н	L	н	L	н	н	Transparent
н	н	L	L	х	NC	NC	Latched
н	L	L	X	х	н	н	Preset
L	н	L	х	х	L	L	Clear
L	L	L	х	х	н	н	Preset
L	н	н	L	x	L	z	Latched (Hi-Z)
н	L	н	L	x	н	z	Latched (Hi-Z)

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs
for High Output State0.5V to VCC max
DC input voltage0.5V to +5.5V
DC Output Current, into Outputs
DC input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices		
Temperature	0°C	to +70°C
Supply Voltage	+ 4.75V	to +5.25V

Military (M) Devices Temperature-55°C to +125°C Supply Voltage + 4.5V to + 5.5V Operating ranges define those limits over which the function-

ality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Condit	Min	Typ (Note 1)	Max	Units		
		Vcc = MIN	I _{OH} = - 15mA	2.4	3.3			
∨он	Output HIGH Voltage	VIN = VIH or VIL	IOH = -24mA	2.0	3.1		Vons	
		Vcc = MIN	MiL, I _{OL} = 32mA			0.5		
VOL	Output LOW Voltage	VIN = VIH or VIL	COM'L, I _{OL} = 48mA			0.5	Volts	
VIH	Input HIGH Level	Guaranteed input logica for all inputs	2.0			Volts		
VIL	Input LOW Level	Guaranteed input logica for all inputs			0.8	Volts		
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} =18m.			-1.2	Volts		
41.	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V			-1.0.	mA		
hiH	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V			50	μA		
4	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5V				1.0	mA	
	Output Off-State (High Impedance)		V _O = 0.4V			-50		
^{ioz}	Output Current	VCC = MAX	Vo = 2.4V			50	μΑ	
Isc	Output Short Circuit Current ³	V _{CC} = MAX		- 75		-250	mA	
			Over Temperature Range			120		
icc	Supply Current	V _{CC} = MAX Outputs Open	+ 70			110	mA	
		+ 125°C				100		

8

Notes: 1. All typical values are T_A = 25°C, V_{CC} = 6.0V.
 2. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Am29841 - 46

Am29841 - 46

SWITCHING TEST CIRCUIT



SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			Test Conditions	COMMERCIAL		MILITARY		
Parameters	Description		(Note 4)	Min	Max	Min	Max	Units
tplн (Am29641, 3, 5)			Ci = 500F	3.5	9.5	3.5	11	ns
tehl .	Data (Di) to Output Yi (LE = HIGI	H)		3.5	9.5	3.5	11	ns
ЪГН			0.000-5		12.5		14	ns
tPHL			CL = 300pr		13		15	ns
te.	Data to LE Setup Time		0 50-5	2.5		2.5		ns
44	Data to LE Hold Time		CL=50pF	2.5		3		ns
tpLH (Am29842, 4, 6)			Ci = 50pE	3.5	10		12	ns
^t PHL	Data (D) to Output (\overline{Y}) (LE = HI)	GHI)		3.5	10		12	ns
telh			0 000-5		12.5		14	ns
tPHL .		CL = 300pF		13		15	ns	
tPLH	Data to LE Setup Time			2.5		2.5		ns
tphil	Data to LE Hold Time		CL = 50pF	2.5		Э		ns
tPLH	hateb Facebla (I F) da M				12		16	ns
1PHL			CL = 50pF		12		16	ns
^t PLH			C _L = 300pF		16		20	ns
^t PHL					16		20	ns
								ns
								ns
tPLH	Propagation Delay, Preset to Yi				12		14	ns
ts	Preset Recovery (PRE _) Tim	e	- C _L = 50pF -		14		17	ns
тень	Propagation Delay, Clear to Yi				21		23	ns
ts	Clear Recovery (CLR _) Time				14		17	กร
tpwh	LE Pulse Width	HIGH		6		6		ns
tpwi.	Preset Pulse Width	LOW	C _L = 50pF	8		9		ns
tpwi.	Clear Pulse Width	LOW		8		9		ns
tzн			C. = 200oE		20		22	ns
tzL	Output Eachie Time OF 1 to V	<i>.</i> .			23		25	ns
^t ZH		I	Ci # 50pE		14		15	ns
tzL					14		15	ns
чнz			C(= 500E		15		15	ns
۱LZ		Yı		L	12		12	ns
и́нz		.1	C(= 50F		9		10	ns
tLZ	<u> </u>	_			9		10	ns
Note: 4. See test	circuit and waveforms.							

Parameters	Description		Test Conditions (Note 4)	Min	Тур	Max	Units
¹ PLH (Am29841, 3, 5)			C. = 50oF	3.5	5.7	8	ns
tpHL	Data (D;) to Output Y; (LE = HIGH)		of _ oob	3.5	6.2	8	ns
тегн		C _L = 300pF		10	13	ns	
1PHL				10	13	ns	
ts	Data to LE Setup Time		-	2.0	-0.2		ns
чн	Data to LE Hold Time		CL = 50pF	2.5	0.7		ns
tp _{LH} (Am29842, 4, 6)		Ci = 50oF	3.5	6.2	8.5	ns	
^t PHL	Deta (D _i) to Output (Ÿi) (LE = HIGH	n L		3.5	6.5	8.5	ns
ŧрцн		0 - 000-5		10	13	ns	
tPHL		CL = 300pF		10	13	r18	
ts	Data to LE Setup Time	C _L = 50pF	2.5	0.3		rıs	
<u>ч</u>	Data to LE Hold Time		2.5	0.2		ris	
τρι Η				8	10.5	ns	
tphl .	Latch Enable (LE) to Y				7.5	10	ri\$
telh			Cr = 300pF			15	ns
tphL				_		15	r\\$
							ns
						ns	
tPLH	Propagation Delay, Preset to Yi		C _L = 50pF		6.5	9	n\$
ts	Preset Recovery (PRE _L) Time				7.3	12	ns
tPHL	Propagation Delay, Clear to Yi				15	18	ns
ts	Clear Recovery (CLR _) Time				7.8	12	P-8
1PWH	LE Puise Width	HIGH		4	2.5		n6
1PWL	Preset Pulse Width	LOW	C _L = 50pF	5			n8
1PWL	Clear Pulse Width	LOW		6			116
1ZH		· - 1	C. = 200a5			17	n s
tzL		L				21	ns
^t zH		Γ	C1 = 50pF		7.3	12	n8
tzL]			9.7	12	ns
tHZ			CL = 50pF		10.4	14	na
1LZ	Output Disable Time OE to Yi	Ļ			4.7		na
^t HZ		C _L = 5pF (Note 5)		3.4	6	ns	
^t ∟z			(140/8-0)		3.6	в	ns –

Note: 4. See test circuit and waveforms. 5. Not tested.

8

Am29841 -- 46

Г

