

NE555 Precision Timers

- Timing From Microseconds to Hours
-
-
-
-

-
-
-

1 Features 3 Description

These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the Astable or Monostable Operation

ime-delay or mono-stable mode of operation, the

Adjustable Duty Cycle

Adjustable Duty Cycle

Adjustable Duty Cycle

Adjustable Duty Cycle timed interval is controlled by a single external • TTL-Compatible Output Can Sink or Source resistor and capacitor network. In the a-stable mode Up to 200 mA compared to the contract of operation, the frequency and duty cycle can be controlled independently with two external resistors
On Products Compliant to MIL-PRF-38535,
All Parameters Are Tested Unless Otherwise
All Parameters Are Tested Unless Otherwise

Noted. On All Other Products, Production The threshold and trigger levels normally are two-Processing Does Not Necessarily Include thirds and one-third, respectively, of V_{CC} . These Testing of All Parameters.
 Annihations
 level, the lip-liop is set, and the output goes high. If and the output goes high. If the trigger input is above the trigger level and the trigger level and the trigger level and the trigger level and the threshold input threshold input is above the threshold level, the flipflop is reset and the output is low. The reset (RESET)
Input can override all other inputs and can be used to input can override all other inputs and can be used to • RFID Reader initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.

> The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.

4 Simplified Schematic

6 Pin Configuration and Functions

NC – No internal connection

Pin Functions

7 Specifications

7.1 Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

(3) Maximum power dissipation is a function of T $_J$ (max), θ_{JA} , and T $_A$. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) - T_A) / θ _{JA.} Operating at the absolute maximum T_J of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.
(5) Maximum power dissipation is a function of $T_J(max)$, θ_{JC} , and T_C . The maximu

(5) Maximum power dissipation is a function of T $_J$ (max), $\theta_{\rm JC}$, and T $_{\rm C}$. The maximum allowable power dissipation at any allowable case temperature is P_D = (T_J(max) - T_C) / $\theta_{\rm JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

(6) The package thermal impedance is calculated in accordance with MIL-STD-883.

7.2 Handling Ratings

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

7.4 Electrical Characteristics

 V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

(1) This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when V_{CC} = 5 V, the maximum value is R = R_A + R_B $*$ 3.4 MΩ, and for V_{CC} = 15 V, the maximum value is 10 MΩ.

7.5 Operating Characteristics

 V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

(1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 (2) Timing interval error is defined as the difference between the mea[sured va](#page-8-0)lue and the average value of a random sample from each process run.

(3) Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: R_A = 2 kΩ to 100 kΩ, $C = 0.1 \mu F$.

(4) On products compliant to MIL-PRF-38535, this parameter is n[ot productio](#page-9-0)n tested.

(5) Values specified are for a device in an astable circuit similar to Figure 12, with the following component values: R_A = 1 kΩ to 100 kΩ, $C = 0.1 \mu F$.

7.6 Typical Characteristics

[UMW](http://www.ti.com)[®]

Data for temperatures below –40°C and above 105°C are applicable for SE555 circuits only.

Typical Characteristics (continued)

Data for temperatures below –40°C and above 105°C are applicable for SE555 circuits only.

8 Detailed Description

8.1 Overview

The xx555 timer is a popular and easy to use for general purpose timing applications from 10 µs to hours or from < 1mHz to 100 kHz. In the time-delay or mono-stable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the a-stable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor. Maximum output sink and discharge sink current is greater for higher VCC and less for lower VCC.

8.2 Functional Block Diagram

- A. Pin numbers shown are for the D, JG, P, PS, and PW packages.
- B. RESET can override TRIG, which can override THRES.

8.3 Feature Description

8.3.1 Mono-stable Operation

For mono-stable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop $(Q \text{ goes low})$, drives the output high, and turns off Q1. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop $(\overline{Q}$ goes high), drives the output low, and discharges C through $Q1$.

Feature Description (continued)

Pin numbers shown are for the D, JG, P, PS, and PW packages.

Figure 9. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high for at least 10 µs before the end of the timing interval. When the trigger is grounded, the comparator storage time can be as long as 10 µs, which limits the minimum monostable pulse width to 10 µs. Because [of the thr](#page-8-1)eshold level and saturation voltage of Q1, the output pulse duration is approximately $t_w = 1.1R_A C$. Figure 11 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{CC} . The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to V $_{\rm CC}$. Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long

Figure 10. Typical Monostable Waveforms Figure 11. Output Pulse Duration vs Capacitance

Feature Description (continued)

8.3.2 A-sta[ble Opera](#page-9-0)tion

As shown in Figure 12, adding a second resistor, R_B , to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multi-vibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

 times (and, therefore, the frequency and duty cycle) are independent of the supply voltage. This astable connection results in capacitor C charging and discharging between the threshold-voltage level (≈ 0.67 \times V_{CC}) and the trigger-voltage level (\approx 0.33 \times V_{CC}). As in the mono-stable circuit, charge and discharge

NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications. Pin numbers shown are for the D, JG, P, PS, and PW packages.

[Fig](#page-9-0)ure 12. Circuit for Astable Operation Figure 13. Typical Astable Waveforms

Figure 12 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_L can be calculated as follows:

$$
t_{H} = 0.693 (R_{A} + R_{B})C
$$
\n
$$
t_{L} = 0.693 (R_{B})C
$$
\n(1)

Other useful relationships are shown below:

period =
$$
t_H + t_L = 0.693 (R_A + 2R_B)C
$$
 (3)

frequency
$$
\approx \frac{1.44}{(R_A + 2R_B)C}
$$
 (4)

Output driver duty cycle =
$$
\frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}
$$
 (5)

Output waveform duty cycle =
$$
\frac{t_{H}}{t_{H} + t_{L}} = 1 - \frac{R_{B}}{R_{A} + 2R_{B}}
$$
(6)

Low-to-high ratio =
$$
\frac{t_L}{t_H} = \frac{R_B}{R_A + R_B}
$$
 (7)

Feature Description (continued)

Figure 14. Free-Running Frequency

8.3.3 Frequency Divider

By adju[sting the l](#page-10-0)ength of the timing cycle, the basic circuit of [Figure 9](#page-8-0) can be made to operate as a frequency divider. Figure 15 shows a divide-by-three circuit that makes use of the fact that re-triggering cannot occur during the timing cycle.

Figure 15. Divide-by-Three Circuit Waveforms

8.4 Device Functional Modes

Table 1. Function Table

(1) Voltage levels shown are nominal.

9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The xx555 timer devices use resistor and capacitor charging delay to provide a programmable time delay or operating frequency. This section presents a simplified discussion of the design process.

9.2 Typical Applications

9.2.1 Missing-Pulse [Detector](#page-11-0)

The circuit shown in Figure 16 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is re-triggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or t[erminated](#page-12-0) pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 17.

Pin numbers shown are shown for the D, JG, P, PS, and PW packages.

Figure 16. Circuit for Missing-Pulse Detector

9.2.1.1 Design Requirements

Input fault (missing pulses) must be input high. Input stuck low will not be detected because timing capacitor "C" will remain discharged.

9.2.1.2 Detailed Design Procedure

Choose R_A and C so that R_A× C > [maximum normal input high time]. R_L improves V_{OH}, but it is not required for TTL compatibility.

9.2.1.3 Application Curves

9.2.2 Pulse-Width Modulation

The operation of the timer can be modified by modulating the intern[al threshold](#page-12-1) and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-width modulation. A con[tinuous inp](#page-13-0)ut pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 19 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is shown, any wave shape could be used.

NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be Pin numbers shown are for the D, JG, P, PS, and PW packages.

considered.

Figure 18. Circuit for Pulse-Width Modulation

9.2.2.1 Design Requirements

Clock input must have $\rm V_{OL}$ and $\rm V_{OH}$ levels that are less than and greater than 1/3 VCC. Modulation input can vary from ground to VCC. The application must be tolerant of a nonlinear transfer function; the relationship between modulation input and pulse width is not linear because the capacitor charge is based RC on an negative exponential curve.

9.2.2.2 Detailed Design Procedure

Choose R_A and C so that R_A \times C = 1/4 [clock input period]. R_L improves V_{OH}, but it is not required for TTL compatibility.

9.2.2.3 Application Curves

9.2.3 Pulse-[Position M](#page-14-0)odulation

As shown in Figure 20, any of these timers can be used as a pulse-position modulat[or. This ap](#page-15-0)plication modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 21 shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.

NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered. Pin numbers shown are for the D, JG, P, PS, and PW packages.

Figure 20. Circuit for Pulse-Position Modulation

9.2.3.1 Design Requirements

Both DC and AC coupled modulation input will change the upper and lower voltage thresholds for the timing capacitor. Both frequency and duty cycle will vary with the modulation voltage.

9.2.3.2 Detailed Design Procedure

The nominal output frequency and duty cycle can be determined using formulas in A-stable Operation section. R_L improves V_{OH} , but it is not required for TTL compatibility.

9.2.3.3 Application Curves

9.2.4 Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of [astable or](#page-15-1) monostable circuit connections, with or without modulation, for extremely flexibl[e waveform](#page-16-0) control. Figure 22 shows a sequencer circuit with possible applications in many systems, and Figure 23 shows the output waveforms.

Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: S closes momentarily at $t = 0$.

Figure 22. Sequential Timer Circuit

9.2.4.1 Design Requirements

The sequential timer application chains together multiple mono-stable timers. The joining components are the 33 kΩ resistors and 0.001-µF capacitors. The output high to low edge passes a 10-µs start pulse to the next monostable.

9.2.4.2 Detailed Design Procedure

The timing resistors and capacitors can be chosen using this formula. $t_w = 1.1 \times R \times C$.

9.2.4.3 Application Curves

10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5 V and 16 V. (18 V for SE555). A bypass capacitor is highly recommended from VCC to ground pin; ceramic 0.1 μ F capacitor is sufficient.