Am9016

16,384 x 1 Dynamic RAM

DISTINCTIVE CHARACTERISTICS

- Replacement for MK4116
- High-speed operation 150ns access, 320ns cycle (COM'L); 200ns access, 375ns cycle (MIL)
- Three-state output

- RAS only, RMW and Page mode clocking options
- 128 cycle refreshing
- Unlatched data output

GENERAL DESCRIPTION


The Am9016 is a high-speed, 16K-bit, dynamic, read/write random access memory. It is organized as 16,384 words by 1 bit per word and is packaged in a standard 16-pin DIP or 18-pin leadless chip carrier. The basic memory element is a single transistor cell that stores charge on a small capacitor. This mechanism requires periodic refreshing of the memory cells to maintain stored information.


All input signals, including the two clocks, are TTL compatible. The Row Address Strobe (RAS) loads the row address and the Column Address Strobe (CAS) loads the column

address. The row and column address signals share seven input lines. Active cycles are initiated when $\overline{\text{RAS}}$ goes low, and standby mode is entered when $\overline{\text{RAS}}$ goes high. In addition to normal read and write cycles, other types of operations are available to improve versatility, performance and power dissipation.


The 3-state output buffer turns on when the column access time has elapsed and turns off after CAS goes high. Input and output data are the same polarity.

BLOCK DIAGRAM






Metallization and Pad Layout



ORDERING INFORMATION



Valid C	ombinations
C, D, E	DC, PC, DL
F	DC, PC

APPLICATION INFORMATION

The Am9016 electrical connections are such that if power is applied with the device installed upside down it will be permanently damaged. Precautions should be taken to avoid this mishap.

OPERATING CYCLES

Random read operations from any location hold the \overline{WE} line high and follow this sequence of events:

- 1. The row address is applied to the address inputs and $\overline{\text{RAS}}$ is switched low.
- After the row address hold time has elapsed, the column address is applied to the address inputs and CAS is switched low.
- Following the access time, the output will turn on and valid read data will be present. The data will remain valid as long as CAS is low.
- CAS and RAS are then switched high to end the operation. A new cycle cannot begin until the precharge period has elapsed.

Random write operations follow the same sequence of events, except that the \overline{WE} line is low for some portion of the cycle. If the data to be written is available early in the cycle, it will usually be convenient to simply have \overline{WE} low for the whole write operation.

Sequential Read and Write operations at the same location can be designed to save time because re-addressing is not necessary. A read/write cycle holds WE high until a valid read is established and then strobes new data in with the falling edge of WE.

After the power is first applied to the device, the internal circuit requires execution of at least eight initialization cycles which exercise RAS before valid memory accesses are begun.

ADDRESSING

14 address bits are required to select one location out of the 16,384 cells in the memory. Two groups of 7 bits each are multiplexed onto the 7 address lines and latched into the internal address registers. Two negative-going external clocks are used to control the multiplexing. The Row Address Strobe (RAS) enters the row address bits and the Column Address Strobe (CAS) enters the column address bits.

When RAS is inactive, the memory enters its low power standby mode. Once the row address has been latched, it need not be changed for successive operations within the same row, allowing high-speed page-mode operations.

Page-mode operations first establish the row address and then maintain $\overline{\text{RAS}}$ low while $\overline{\text{CAS}}$ is repetitively cycled and designated operations are performed. Any column address within the selected row may be accessed in any sequence. The maximum time that $\overline{\text{RAS}}$ can remain low is the factor limiting the number of page-mode operations that can be performed.

Multiplexed addressing does not introduce extra delays in the access path. By inserting the row address first and the column

address second, the memory takes advantage of the fact that the delay path through the memory is shorter for column addresses. The column address does not propagate through the cell matrix as the row address does and it can therefore arrive somewhat later than the row address without impacting the access time.

REFRESH

The Am9016 is a dynamic memory and each cell must be refreshed at least once every refresh interval in order to maintain the cell contents. Any operation that accesses a row serves to refresh all 128 cells in the row. Thus the refresh requirement is met by accessing all 128 rows at least once every refresh interval. This may be accomplished, in some applications, in the course of performing normal operations. Alternatively, special refresh operations may be initiated. These special operations could be simply additional conventional accesses or they could be "RAS-only" cycles. Since only the rows need to be addressed, CAS may be held high while RAS is cycled and the appropriate row addresses are input. Power required for refreshing is minimized and simplified control circuitry will often be possible.

DATA INPUT/OUTPUT

Data is written into a selected cell by the combination of \overline{WE} and \overline{CAS} while \overline{RAS} is low. The later negative transition of \overline{WE} or \overline{CAS} strobes the data into the internal register. In a write cycle, if the \overline{WE} input is brought low prior to \overline{CAS} , the data is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . If the cycle is a read/write cycle then the data set-up and hold times are referenced to the negative edge of \overline{WE} .

In the read cycle the data is read by maintaining \overline{WE} in the high state throughout the portion of the memory cycle in which \overline{CAS} is low. The selected valid data will appear at the output within the specified access time.

DATA OUTPUT CONTROL


Any time $\overline{\text{CAS}}$ is high the data output will be off (after tOFF). The output contains either one or zero during read cycle after the access time has elapsed. Data remains valid from the access time until $\overline{\text{CAS}}$ is returned to the high state. The output data is the same polarity as the input data.

The user can control the output state during write operations by controlling the placement of the \overline{WE} signal. In the "early write" cycle (see note 9) the output is at a high impedance state throughout the entire cycle.

POWER CONSIDERATIONS

RAS and/or CAS can be decoded and used as a chip select signal for the Am9016 but overall system power is minimized if RAS is used for this purpose. The devices which do not receive RAS will be in low power standby mode regardless of the state of CAS.

At all times the Absolute Maximum Rating Conditions must be observed. During power supply sequencing VBB should never be more positive than VSS when power is applied to VDD.



ABSOLUTE MAXIMUM RATINGS

Storage 7 Ambient	Femperature Temperature with	65°C to +150°C
Power a Voltage o	Applied n any pin with	55°C to +85°C
respect	to V _{BB} Supply Voltages with	0.5V to +20V
respect	to ground	-0.5V to +15.0V
V _{BB} – V _{SS}	Differentials given	
Power Dis	sipation	104
Short Circ	uit Output Current	50mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES


Commercial (C) Devices
Temperature0°C to +70°C
Positive Supply Voltage VDD+10.8V to +13.2V
Vcc +4.5V to +5.5V
Negative Supply Voltage VBB4.5V to -5.5V
Extended (L) Devices
Temperature55°C to +85°C
Positive Supply Voltage VDD + 10.8V to +13.2V
Vcc + 4.5V to +5.5V
Negative Supply Voltage VBB4.5V to -5.5V
Operating ranges define those limits over which the functional
ity of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified


Symbol	Parameter	Test Conditions		Min	Turn	Bilan	11.00
VOH	Output HIGH Voltage	I _{OH} = -5.0mA	2.4	Тур	Max	Unit	
VOL	Output LOW Voltage	lot = 4.2mA			Vcc	Volt	
ViH	input HIGH Voltage for Address, Data in		V _{SS}		7.0	Volt	
VIHC	Input HIGH Voltage for CAS, RAS, WE			2.7		7.0	Volt
VIL	Input LOW Voltage						
lx	Input Load Current	Vss ≤ V ₁ ≤ 7V		-1.0		0.80	Volt
loz	Output Leakage Current	Vss ≤ Vo ≤ Vcc, Output C	YEE	-10		10	μΑ
lcc	V _{CC} Supply Current	Output OFF (Note 4)		-10		10	μΑ
	Supply Current, Average	Output OFF (14019 4)	100 (5 (7)	-10		10	μΑ
		Standby, RAS ≥ V _{IHC}	0°C ≤ T _A ≤ + 70°C			100) ,, A
IBB			-55°C ≤ T _A ≤ +85°C			200	
		Operating, Minimum	0°C ≤ T _A ≤ + 70°C -55°C ≤ T _A ≤ + 85°C			200	
		Cycle Time			400		
		RAS Cycling, CAS Cycling, Cycle Times, Operating IDD	01			35	
,	V _{DD} Supply Current	RAS ≤ V _{IL} , CAS Cycling, M Cycle Times, Page Mode I	1 - 1		27		
IDD	Average	RAS Cycling, CAS ≥ V _{IHC} , Cycle Times, RAS Only Re			27	mA	
		RAS ≤ V _{IHC}	0°C ≤ T _A ≤ + 70°C			1.5	
		Standby I _{DD2}	-55°C ≤ T _A ≤ +85°C	\top	2.25		
C ₁	Input Capacitance	inputs at OV, f = 1MHz,	RAS, CAS, WE			10	
		Nominal Supply Voltages	Voltages Address, Data in			5.0	рF
Co	Output Capacitance	Output OFF	1		7.0	Ρ'	

DC OPERATING CHARACTERISTICS






Typical Access Time (Normalized) trac Versus VBB




Typical Access Time (Normalized) trac Versus Vcc




Typical Access Time (Normalized)

trac Versus


Case Temperature




Typical Operating current IDD1 Versus VDD




Typical Standby Current I_{DD2} Versus V_{DD}




Typical Refresh Current I_{DD3} Versus V_{DD}



Typical Page Mode Current IDD4 Versus VDD




Typical Operating Current IDD1 Versus Case Temperature




DC OPERATING CHARACTERISTICS (Cont.)


Typical Standby Current I_{DD2} Versus Case Temperature




Typical Refresh Current Ipp3 Versus Case Temperature




Typical Page Mode Current I_{DD4} Versus Case Temperature




Input Voltage Levels Versus V_{DD}




Input Voltage Levels Versus V_{DD}




Input Voltage Levels Versus VRR




Input Voltage Levels Versus V_{BB}



Input Voltage Levels Versus Case Temperature




Input Voltage Levels
Versus
Case Temperature



DC OPERATING CHARACTERISTICS (Cont.)

TYPICAL CURRENT WAVEFORMS



SWITCHING CHARACTERISTICS over operating range unless otherwise specified

1				Am9016C Am9016D		9016D	16D Am9016E			Am9016F			
1	No.	Symbol			Min	Max	Min	Max	Min	Max	Min	Max	Units
2	1	t _{AR}	RAS LOW to Column Address Hold Time				160		120		95		
Setup Time	2	2 tasc			-10		-10	1	-10	T	-10	\vdash	
3	<u> </u>		Setup Time	-55°C ≤ T _A ≤ +85°C	0		0		0		NA.	 -	
4	3	tASR	Row Address Setup 1	Time	0		0	T	0		0		
5	4	t _{CAC}		- (T -	185		165	-	135		100	
CAS CAS Pulse Width 0°C ≤ T _A ≤ + 70°C 185 10,000 185 10,000 100 100 10,000 ns	5	t _{CAH}	CAS LOW to Column	Address Hold Time	85		75	 	55	<u> </u>	45	100	
7 CP Page Mode CAS Precharge Time 100 100 80 60 60 60 60 60 60	6	tose	CAS Pulse Width		185	10,000	165	10,000	135	10,000	100	10.000	
1				-55°C ≤ T _A ≤ +85°C	185	5000	165	5000	135	5000	NA		
8	7	t _{CP}	Page Mode CAS Pred	charge Time	100		100	<u> </u>	80	T	60	<u> </u>	
Precharge Time	8	tCRP		0°C ≤ T _A ≤ + 70°C	-20		-20		-20	-	-20		
10 10 10 10 10 10 10 10				-55°C ≤ T _A ≤ +85°C	0		0	† — —	0		NA		
10 1cwo	9	tcsH_			300		250		200	—	150	-	_
11 tcwl WE LOW to CAS HIGH Setup Time 100 85 70 50 ns 12 toh CAS LOW or WE LOW to Data In Valid 85 75 55 45 ns 13 tohn RAS LOW to Data In Valid Hold Time 200 160 120 95 ns 14 tos Data in Stable to CAS LOW or WE LOW Setup Time (Note 7) 0 0 0 0 0 0 ns 15 toff CAS HIGH to Output OFF Delay 0 60 0 60 0 50 0 40 ns 16 tpc Page Mode Cycle Time 295 275 225 170 ns 17 trac Access Time from RAS (Note 6) 300 250 200 150 ns 18 tranh RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 tras RAS Pulse Width 0 0°C ≤ Ta ≤ +70°C 300 10,000 250 10,000 200 10,000 150 10,000 ns 20 trac Random Read or Write Cycle Time 460 410 375 320 ns 21 tracp RAS LOW to CAS LOW Delay (Note 6) 35 115 35 85 25 65 20 50 ns 22 trach Read Hold Time 0 0 0 0 0 0 ns 23 tracs Read Modify Write Cycle Time 0 0 0 0 0 0 ns 25 trauw Read Modify Write Cycle Time 0 0 0 0 0 0 0 ns	10	tcwp			145		125	<u> </u>	95		70		
12 t _{DH} CAS LOW or WE LOW to Data In Valid Hold Time (Note 7) 85 75 55 45 ns 13 t _{DHR} RAS LOW to Data In Valid Hold Time 200 160 120 95 ns 14 t _{DS} Data in Stable to CAS LOW or WE LOW setup Time (Note 7) 0 0 0 0 0 0 0 0 0 ns 15 t _{OFF} CAS HIGH to Output OFF Delay 0 60 0 60 0 50 0 40 ns 16 t _{PC} Page Mode Cycle Time 295 275 225 170 ns 17 t _{RAC} Access Time from RAS (Note 6) 300 250 200 150 ns 18 t _{RAH} RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 t _{RAS} RAS Pulse Width 0°C ≤ T _A ≤ +70°C 300 10,000 250 10,000 200 10,000 150 10,000 ns 20 t _{RC} Random Read or Write Cycle Time 460 410 375 320 ns 21 t _{RC} Read Hold Time 0 0 0 0 0 ns <td< td=""><td>11</td><td>tcwL</td><td colspan="2"></td><td>100</td><td></td><td>85</td><td></td><td>70</td><td>-</td><td>50</td><td></td><td></td></td<>	11	tcwL			100		85		70	-	50		
14 tos Data in Stable to CAS LOW or WE LOW Setup Time (Note 7) 0 0 0 0 0 0 0 ns 15 tope CAS HIGH to Output OFF Delay 0 60 0 60 0 50 0 40 ns 16 tpc Page Mode Cycle Time 295 275 225 170 ns 17 tpac Access Time from RAS (Note 6) 300 250 200 150 ns 18 tpac RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 tras RAS Pulse Width 0°C ≤ TA ≤ +70°C 300 10,000 250 10,000 200 10,000 ns 20 trac Random Read or Write Cycle Time 460 410 375 320 ns 21 trac Ras Hold Time 0 0 0 0 0 ns 22 trac trac Read Setup Time 0 0	12	t _{DH}	CAS LOW or WE LOW to Data In Valid Hold Time (Note 7)		85		75	_	55		45		
14 tos Data in Stable to CAS LOW or WE LOW Setup Time (Note 7) 0 0 0 0 0 0 0 0 ns 15 toff CAS HIGH to Output OFF Delay 0 60 0 50 0 40 ns 16 tpc Page Mode Cycle Time 295 275 225 170 ns 17 tpac Access Time from RAS (Note 6) 300 250 200 150 ns 18 tpac RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 tpac RAS Pulse Width 0°C < TA ≤ +70°C	13	t _{DHR}	RAS LOW to Data In	Valid Hold Time	200		160		120		95		ns
16 tpc Page Mode Cycle Time 295 275 225 170 ns 17 trac Access Time from RAS (Note 6) 300 250 200 150 ns 18 trac RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 trac RAS Pulse Width 0°C < TA < +70°C / TA < +85°C	14	t _{DS}			0		0		0				
16 tpc Page Mode Cycle Time 295 275 225 170 ns 17 tpac Access Time from RAS (Note 6) 300 250 200 150 ns 18 tpac RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 tpac RAS Pulse Width 0°C ≤ Ta ≤ +70°C 300 10,000 250 10,000 200 10,000 150 10,000 ns 20 tpc Random Read or Write Cycle Time 460 410 375 320 ns 21 tpc RAS LOW to CAS LOW Delay (Note 6) 35 115 35 85 25 65 20 50 ns 22 tpc tpc Read Hold Time 0 0 0 0 0 ns 23 tpc Read Modiffy Write Cycle Time 0 0 0 0 0 0 0 25 tpauw Read Modiffy Write Cycle Time 2 2 2 2 2 2 ms	15	OFF	CAS HIGH to Output	OFF Delay	0	60	0	60	0	50	0	40	
17 tRAC Access Time from RAS (Note 6) 300 250 200 150 ns 18 tRAH RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 tRAS RAS Pulse Width 0°C ≤ TA ≤ +70°C 300 10,000 250 10,000 200 10,000 150 10,000 ns 20 tRC Random Read or Write Cycle Time 460 410 375 320 ns 21 tRCD RAS LOW to CAS LOW Delay (Note 6) 35 115 35 85 25 65 20 50 ns 22 tRCH Read Hold Time 0 0 0 0 0 0 ns 23 tRCS Read Setup Time 0 0 0 0 0 0 ns 24 tREF Refresh Interval 2 2 2 2 2 2 ms	16	tpc	Page Mode Cycle Tim	6	295		275		225		170	"	
18 t _{RAH} RAS LOW to Row Address Hold Time 45 35 25 20 ns 19 t _{RAS} RAS Pulse Width 0°C ≤ T _A ≤ +70°C / -55°C ≤ T _A ≤ +85°C 300 10,000 250 10,000 200 10,000 150 10,000 ns 20 t _{RC} Random Read or Write Cycle Time 460 410 375 320 ns 21 t _{RCD} RAS LOW to CAS LOW Delay (Note 6) 35 115 35 85 25 65 20 50 ns 22 t _{RC} H Read Hold Time 0 0 0 0 0 ns 23 t _{RCS} Read Setup Time 0 0 0 0 0 ns 24 t _{REF} Refresh Interval 2 2 2 2 2 2 ms	17	^t RAC	Access Time from RA	S (Note 6)		300		250		200		150	
19 t _{RAS} RAS Pulse Width	18	^t RAH	RAS LOW to Row Ad	dress Hold Time	45		35		25		20		
This This	10	toes	DAS Dulpo Width	0°C ≤ T _A ≤ + 70°C	300	10,000	250	10,000	200	10.000	150	10,000	
20 tRC Random Read or Write Cycle Time 460 410 375 320 ns 21 tRCD RAS LOW to CAS LOW Delay (Note 6) 35 115 35 85 25 65 20 50 ns 22 tRCH Read Hold Time 0 0 0 0 0 ns 23 tRCS Read Setup Time 0 0 0 0 ns 24 tREF Refresh Interval 2 2 2 2 2 2 ms 25 tRUM Read Modify Write Cycle Time 600 500 500 100<		HAS	TING FUISE WILLII	-55°C ≤ T _A ≤ +85°C	300	5000	250	5000	200	— <u> </u>			
21 tRCD RAS LOW to CAS LOW Delay (Note 6) 35 115 35 85 25 65 20 50 ns 22 tRCH Read Hold Time 0 0 0 0 0 ns 23 tRCS Read Setup Time 0 0 0 0 0 ns 24 tREF Refresh Interval 2 2 2 2 2 ms 25 tRUM Read Modify Write Cycle Time 600 500 600 600 600	20	tRC	Random Read or Write	9 Cycle Time	460		410		375				
22 tRCH Read Hold Time 0 0 0 0 0 ns 23 tRCS Read Setup Time 0 0 0 0 0 ns 24 tREF Refresh Interval 2 2 2 2 2 ms 25 tRUM Read Modify Write Cycle Time 600 500 500 100 <td>21</td> <td>t_{RCD}</td> <td colspan="2">RAS LOW to CAS LOW Delay (Note 6)</td> <td>35</td> <td>115</td> <td>35</td> <td>85</td> <td>25</td> <td>65</td> <td></td> <td>50</td> <td></td>	21	t _{RCD}	RAS LOW to CAS LOW Delay (Note 6)		35	115	35	85	25	65		50	
23 tRCS Read Setup Time 0 0 0 0 0 ns 24 tREF Refresh Interval 2 2 2 2 2 ms 25 truw Read Modify Write Cycle Time 600 500 405 405 405	22	t _{RCH}	Read Hold Time		0		0						
24 tree Refresh Interval 2 2 2 2 2 ms	23	tRCS	Read Setup Time		0		0		0	-			
25 take Read Modify Write Cycle Time 500 500 105	24	t _{REF}	Refresh Interval			2		2		2	-	2	
	25	tRMW	Read Modify Write Cyc	cle Time	600		500	-	405		320		ns

	1			Am9016C		Am9016D		Am9016E		Am9016F		T
No. Symbol		Description		Min	Max	Min	Max	Min	Max	Min	Max	Units
26	tap	RAS Precharge Time		150		150		120		100		ns
27	trsh	CAS LOW to RAS H	IGH Delay	185		165		135		100		ns
28	tRWC	Read/Write Cycle Tir	ne	525		425		375		320		ns
29	tRWD	RAS LOW to WE LOW Delay (Note 9)		260		210		160		120	<u> </u>	ns
30	tRWL	WE LOW to RAS HIGH Setup Time		100		85		70		50		ns
31	tT	Transition Time		3	50	3	50	3	50	3	35	ns
32	twcH	Write Hold Time		85		75		55		45		ns
33	twcn	RAS LOW to Write Hold Time		200		160		120		95		ns
34	•	WE LOW to CAS LOW Setup Time	0°C ≤ T _A ≤ + 70°C	-20		-20		-20		-20		
	twcs	WCS Setup Time (Note 9) -55°C ≤ T _A ≤ +85°C	0		0		0		NA.		ns	
35	t₩P	Write Pulse Width		85		75		55		45		ns

Notes:

- 1. All voltages referenced to VSS.
- Signal transition times are assumed to be 5ns. Transition times are measured between specified high and low logic levels.
- Timing reference levels for both input and output signals are the specified worst-case logic levels.
- 4. V_{CC} is used in the output buffer only. I_{CC} will therefore depend only on leakage current and output loading. When the output is ON and at a logic high level, V_{CC} is connected to the Data Out pin through an equivalent resistance of approximately 135Ω. In standby mode V_{CC}
- may be reduced to zero without affecting stored data or refresh operations.
- Output loading is two standard TTL loads plus 100pF capacitance.
- 6. Both RAS and CAS must be low read data. Access timing will depend on the relative positions of their falling edges. When tRCD is less than the maximum value shown, access time depends on RAS and tRAC governs. When tRCD is more than the maximum value shown access time depends on CAS and tCAC governs. The maximum value listed for tRCD is shown for reference purposes only and does not restrict operation of the part.


SWITCHING CHARACTERISTICS (Cont.)

- Timing reference points for data input setup and hold times will depend on what type of write cycle is being performed and will be the later falling edge of CAS or WE.
- At least eight initialization cycles that exercise RAS should be performed after power-up and before valid operations are begun.
- The twcs, t_{RWD} and t_{CWD} parameters are shown for reference purposes only and do not restrict the operating


flexibility of the part. When the falling edge of \overline{WE} follows the falling edge of \overline{CAS} by at most t_{WCS} , the data output buffer will remain off for the whole cycle and an "early write" cycle is defined. When the falling edge of \overline{WE} follows the falling edges of \overline{RAS} and \overline{CAS} by at least t_{RWD} and t_{CWD} respectively, the Data Out from the addressed cell will be valid at the access time and a "read/write" cycle is defined. The falling edge of \overline{WE} may also occur at intermediate positions, but the condition and validity of the Data Out signal will not be known.

SWITCHING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)



03258C

SWITCHING WAVEFORMS (Cont.)

READ-WRITE/READ-MODIFY-WRITE CYCLE



RAS ONLY REFRESH CYCLE

