- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- High-Performance Static CMOS Technology
 - 25-ns Instruction Cycle Time (40 MHz)
 - 40-MIPS Performance
 - Low-Power 3.3-V Design
- Based on TMS320C2xx DSP CPU Core
 - Code-Compatible With F243/F241/C242
 - Instruction Set and Module Compatible With F240/C240
- On-Chip Memory
 - 32K Words x 16 Bits of Flash EEPROM (4 Sectors) or ROM
 - Programmable "Code-Security" Feature for the On-Chip Flash/ROM
 - Up to 2.5K Words x 16 Bits of Data/Program RAM
 - 544 Words of Dual-Access RAM
 - 2K Words of Single-Access RAM
- Boot ROM
 - SCI/SPI Bootloader
- External Memory Interface
 - 192K Words x 16 Bits of Total Memory: 64K Program, 64K Data, 64K I/O
- Watchdog (WD) Timer Module
- 10-Bit Analog-to-Digital Converter (ADC)
 - 8 or 16 Multiplexed Input Channels
 - 375 ns or 500 ns MIN Conversion Time
 - Selectable Twin 8-State Sequencers
 Triggered by Two Event Managers
- Controller Area Network (CAN) 2.0B Module
- Serial Communications Interface (SCI)
- 16-Bit Serial Peripheral Interface (SPI)

- Two Event-Manager (EV) Modules (EVA and EVB), Each Includes:
 - Two 16-Bit General-Purpose Timers
 - Eight 16-Bit Pulse-Width Modulation (PWM) Channels Which Enable:
 - Three-Phase Inverter Control
 - Center- or Edge-Alignment of PWM Channels
 - Emergency PWM Channel Shutdown With External PDPINTx Pin
 - Programmable Deadband (Deadtime)
 Prevents Shoot-Through Faults
 - Three Capture Units for Time-Stamping of External Events
 - Input Qualifier for Select Pins
 - On-Chip Position Encoder Interface Circuitry
 - Synchronized A-to-D Conversion
 - Designed for AC Induction, BLDC, Switched Reluctance, and Stepper Motor Control
 - Applicable for Multiple Motor and/or Converter Control
- Phase-Locked-Loop (PLL)-Based Clock Generation
- 40 Individually Programmable, Multiplexed General-Purpose Input/Output (GPIO) Pins
- Five External Interrupts (Power Drive Protection, Reset, Two Maskable Interrupts)
- Power Management:
 - Three Power-Down Modes
 - Ability to Power Down Each Peripheral Independently
- Real-Time JTAG-Compliant Scan-Based Emulation, IEEE Standard 1149.1[‡] (JTAG)
- Development Tools Include:
 - Texas Instruments (TI) ANSI C Compiler, Assembler/Linker, and Code Composer Studio™ Debugger
 - Evaluation Modules
 - Scan-Based Self-Emulation (XDS510™)
 - Broad Third-Party Digital Motor Control Support



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Code Composer Studio and XDS510 are trademarks of Texas Instruments. Other trademarks are the property of their respective owners.

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

‡ IEEE Standard 1149.1–1990, IEEE Standard Test-Access Port

TEXAS INSTRUMENTS

SM320LF2407A-EP DSP CONTROLLERS

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

Description	Controller Area Network (CAN) Module 37 Serial Communications Interface (SCI) Module 39 Serial Peripheral Interface (SPI) Module 41 PLL-Based Clock Module 43 Digital I/O and Shared Pin Functions 46 External Memory Interface (LF2407A) 49 Watchdog (WD) Timer Module 50 Development Support 53 Documentation Support 56 Electrical Specifications Data 57 Absolute Maximum Ratings 57 Device Operating Life 57 Recommended Operating Conditions 59 Parameter Measurement Information 63 Migrating From 240x Devices to 240xA Devices 95 Peripheral Register Description 96
(ADC) Module	Mechanical Data

description

The SM320LF2407A-EP is a member of the TMS320C24x[™] generation of digital signal processor (DSP) controllers, and is part of the TMS320C2000[™] platform of fixed-point DSPs. The 240xA devices offer the enhanced TMS320[™] DSP architectural design of the C2xx core CPU for low-cost, low-power, and high-performance processing capabilities. Several advanced peripherals, optimized for digital motor and motion control applications, have been integrated to provide a true single-chip DSP controller. While code-compatible with the existing C24x[™] DSP controller devices, the 2407A offers increased processing performance (40 MIPS) and a higher level of peripheral integration. See the *TMS320x240xA Device Summary* section for device-specific features.

The 240xA generation offers an array of memory sizes and different peripherals tailored to meet the specific price/performance points required by various applications. Flash devices of up to 32K words offer a cost-effective reprogrammable solution for volume production. The 240xA devices offer a password-based "code security" feature which is useful in preventing unauthorized duplication of proprietary code stored in on-chip Flash/ROM. Note that Flash-based devices contain a 256-word boot ROM to facilitate in-circuit programming. The 240xA family also includes ROM devices that are fully pin-to-pin compatible with their Flash counterparts.

All 240xA devices offer at least one event manager module which has been optimized for digital motor control and power conversion applications. Capabilities of this module include center- and/or edge-aligned PWM generation, programmable deadband to prevent shoot-through faults, and synchronized analog-to-digital conversion. Devices with dual event managers enable multiple motor and/or converter control with a single 240xA DSP controller. Select EV pins have been provided with an "input-qualifier" circuitry, which minimizes inadvertent pin-triggering by glitches.

The high-performance, 10-bit analog-to-digital converter (ADC) has a minimum conversion time of 375 ns and offers up to 16 channels of analog input. The autosequencing capability of the ADC allows a maximum of 16 conversions to take place in a single conversion session without any CPU overhead.

A serial communications interface (SCI) is integrated on all devices to provide asynchronous communication to other devices in the system. For systems requiring additional communication interfaces, the 2407A offers a 16-bit synchronous serial peripheral interface (SPI). The 2407A offers a controller area network (CAN) communications module that meets 2.0B specifications. To maximize device flexibility, functional pins are also configurable as general-purpose inputs/outputs (GPIOs).

To streamline development time, JTAG-compliant scan-based emulation has been integrated into all devices. This provides non-intrusive real-time capabilities required to debug digital control systems. A complete suite of code-generation tools from C compilers to the industry-standard Code Composer Studio™ debugger supports this family. Numerous third-party developers not only offer device-level development tools, but also system-level design and development support.

TMS320C24x, TMS320C2000, TMS320, and C24x are trademarks of Texas Instruments.



240xA device summary

Note that throughout this data sheet, 240xA is used as a generic name for the LF240xA/LC240xA generation of devices.


Table 1. Hardware Features of 2407A Device

FEATURE						
C2xx DSP Core						
Instruction Cycle						
MIPS (40 MHz)		40 MIPS				
DAM (40 hit was rall)	Dual-Access RAM (DARAM)	544				
RAM (16-bit word)	Single-Access RAM (SARAM)	2K				
3.3-V On-chip Flash (16-bit	word) (4 sectors: 4K, 12K, 12K, 4K)	32K				
On-chip ROM (16-bit word)		_				
Code Security for On-Chip F	Flash/ROM	Yes				
Boot ROM		Yes				
External Memory Interface		Yes				
Event Managers A and B (E	VA and EVB)	EVA, EVB				
General-Purpose	(GP) Timers	4				
Compare (CMP)/F	PWM	12/16				
 Capture (CAP)/QE 	EP	6/4				
Input qualifier circuitry on PDPINTx, CAPn, XINT1/2, and ADCSOC pins						
Status of PDPINT	Status of PDPINTx pin reflected in COMCONx register					
Watchdog Timer	Watchdog Timer					
10-Bit ADC		Yes				
 Channels 		16				
Conversion Time	(minimum)	500 ns				
SPI		Yes				
SCI		Yes				
CAN		Yes				
Digital I/O Pins (Shared)	Digital I/O Pins (Shared)					
External Interrupts						
Supply Voltage						
Packaging						
Product Status: Product Preview (PP) Advance Information (AI) Production Data (PD)		PD				

Denotes features that are different/new compared to 240x devices.



functional block diagram of the 2407A DSP controller




Indicates optional modules.

The memory size and perio

The memory size and peripheral selection of these modules change for different 240xA devices. See Table 1 for device-specific details.

pinouts

PGE PACKAGE[†] (TOP VIEW)



[†] Bold, italicized pin names indicate pin function after reset.



[‡]BOOT_EN is available only on Flash devices.

pin functions

The SM320LF2407A device is the superset of all the 240xA devices. All signals are available on the 2407A device. Table 2 lists the signals available in the 240xA generation of devices.

Table 2. LF240xA and LC240xA Pin List and Package Options†‡

PIN NAME	LF2407A (144-PGE)	DESCRIPTION					
	EVENT MANAGER A (EVA)						
CAP1/QEP1/ <i>IOPA3</i>	83	Capture input #1/quadrature encoder pulse input #1 (EVA) or GPIO (↑)					
CAP2/QEP2/ <i>IOPA4</i>	79	Capture input #2/quadrature encoder pulse input #2 (EVA) or GPIO (↑)					
CAP3/ <i>IOPA5</i>	75	Capture input #3 (EVA) or GPIO (↑)					
PWM1/IOPA6	56	Compare/PWM output pin #1 (EVA) or GPIO (↑)					
PWM2/ <i>IOPA7</i>	54	Compare/PWM output pin #2 (EVA) or GPIO (↑)					
PWM3/IOPB0	52	Compare/PWM output pin #3 (EVA) or GPIO (1)					
PWM4/ IOPB1	47	Compare/PWM output pin #4 (EVA) or GPIO (↑)					
PWM5/ <i>IOPB</i> 2	44	Compare/PWM output pin #5 (EVA) or GPIO (1)					
PWM6/IOPB3	40	Compare/PWM output pin #6 (EVA) or GPIO (1)					
T1PWM/T1CMP/ <i>IOPB4</i>	16	Timer 1 compare output (EVA) or GPIO (↑)					
T2PWM/T2CMP/ <i>IOPB5</i>	18	Timer 2 compare output (EVA) or GPIO (↑)					
TDIRA/ <i>IOPB</i> 6	14	Counting direction for general-purpose (GP) timer (EVA) or GPIO. If TDIRA = 1, upward counting is selected. If TDIRA = 0, downward counting is selected. (↑)					
TCLKINA/ <i>IOPB7</i>	37	External clock input for GP timer (EVA) or GPIO. Note that the timer can also use the internal device clock. (↑)					
	•	EVENT MANAGER B (EVB)					
CAP4/QEP3/ <i>IOPE</i> 7	88	Capture input #4/quadrature encoder pulse input #3 (EVB) or GPIO (↑)					
CAP5/QEP4/ <i>IOPF0</i>	81	Capture input #5/quadrature encoder pulse input #4 (EVB) or GPIO (↑)					
CAP6/ IOPF1	69	Capture input #6 (EVB) or GPIO (↑)					
PWM7/ IOPE1	65	Compare/PWM output pin #7 (EVB) or GPIO (1)					
PWM8/IOPE2	62	Compare/PWM output pin #8 (EVB) or GPIO (↑)					
PWM9/IOPE3	59	Compare/PWM output pin #9 (EVB) or GPIO (↑)					
PWM10/ IOPE4	55	Compare/PWM output pin #10 (EVB) or GPIO (1)					
PWM11/ <i>IOPE5</i>	46	Compare/PWM output pin #11 (EVB) or GPIO (1)					
PWM12/ IOPE6	38	Compare/PWM output pin #12 (EVB) or GPIO (1)					
T3PWM/T3CMP/ <i>IOPF</i> 2	8	Timer 3 compare output (EVB) or GPIO (↑)					
T4PWM/T4CMP/ <i>IOPF</i> 3	6	Timer 4 compare output (EVB) or GPIO (↑)					
TDIRB/IOPF4	2	Counting direction for general-purpose (GP) timer (EVB) or GPIO. If TDIRB = 1, upward counting is selected. If TDIRB = 0, downward counting is selected. (↑)					
TCLKINB/IOPF5	126	External clock input for GP timer (EVB) or GPIO. Note that the timer can also use the internal device clock. (↑)					

[†] Bold, italicized pin names indicate pin function after reset.



[‡] GPIO – General-purpose input/output pin. All GPIOs come up as input after reset.

[§] It is highly recommended that VCCA be isolated from the digital supply voltage (and VSSA from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

[¶] Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high

[#] No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper device operation.

LEGEND: ↑ – Internal pullup ↓ – Internal pulldown (Typical active pullup/pulldown value is $\pm 16 \mu A$.)

Table 2. LF240xA and LC240xA Pin List and Package Options^{†‡} (Continued)

PIN NAME LF240 (144-P			DESCRIPTION			
ANALOG-TO-DIGITAL CONVERTER (ADC)						
ADCIN00		112	Analog input #0 to the ADC			
ADCIN01		110	Analog input #1 to the ADC			
ADCIN02		107	Analog input #2 to the ADC			
ADCIN03		105	Analog input #3 to the ADC			
ADCIN04		103	Analog input #4 to the ADC			
ADCIN05		102	Analog input #5 to the ADC			
ADCIN06		100	Analog input #6 to the ADC			
ADCIN07		99	Analog input #7 to the ADC			
ADCIN08		113	Analog input #8 to the ADC			
ADCIN09		111	Analog input #9 to the ADC			
ADCIN10		109	Analog input #10 to the ADC			
ADCIN11		108	Analog input #11 to the ADC			
ADCIN12		106	Analog input #12 to the ADC			
ADCIN13		104	Analog input #13 to the ADC			
ADCIN14		101	Analog input #14 to the ADC			
ADCIN15		98	Analog input #15 to the ADC			
VREFHI		115	ADC analog high-voltage reference input			
VREFLO		114	ADC analog low-voltage reference input			
VCCA		116	Analog supply voltage for ADC (3.3 V)§			
VSSA		117	Analog ground reference for ADC			
CONTROLLER	AREA NETW	ORK (CAN),	SERIAL COMMUNICATIONS INTERFACE (SCI), SERIAL PERIPHERAL INTERFACE (SPI)			
	CANRX	70	CAN receive data or GPIO (LF2403A) (↑)			
CANRX/ <i>IOPC</i> 7	IOPC7	70	GPIO only (2402A) (1)			
	CANTX	72	CAN transmit data or GPIO (LF2403A) (1)			
CANTX/IOPC6	IOPC6	72	GPIO only (2402A) (↑)			
SCITXD/IOPA0	•	25	SCI asynchronous serial port transmit data or GPIO (↑)			
SCIRXD/IOPA1		26	SCI asynchronous serial port receive data or or GPIO (1)			
SPICLK		35	SPI clock or GPIO (LF2403A) (↑)			
SPICLK/ <i>IOPC4</i> IOPC4		35	GPIO only (2402A) (↑)			
SPISIMO		30	SPI slave in, master out or GPIO (LF2403A) (↑)			
SPISIMO/IOPC2 IOPC2		30	GPIO only (2402A) (↑)			
	SPISOMI	32	SPI slave out, master in or GPIO (LF2403A) (↑)			
SPISOMI/IOPC3	IOPC3	32	GPIO only (2402A) (↑)			
	SPISTE	33				
SPISTE/IOPC5	IOPC5	33	SPI slave transmit-enable (optional) or GPIO (↑)			

[†] Bold, italicized pin names indicate pin function after reset.

LEGEND: ↑ – Internal pullup ↓ – Internal pulldown (Typical active pullup/pulldown value is ±16 μA.)



[‡] GPIO – General-purpose input/output pin. All GPIOs come up as input after reset.

[§] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

[¶] Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high

[#] No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper device operation.

Table 2. LF240xA and LC240xA Pin List and Package Options^{†‡} (Continued)

PIN NAME LF2407A (144-PGE)		-	DESCRIPTION			
EXTERNAL INTERRUPTS, CLOCK						
RS 133		133	Device reset. $\overline{\text{RS}}$ causes the 240xA to terminate execution and sets $PC = 0$. When $\overline{\text{RS}}$ is brought to a high level, execution begins at location zero of program memory. $\overline{\text{RS}}$ affects (or sets to zero) various registers and status bits. When the watchdog timer overflows, it initiates a system reset pulse that is reflected on the $\overline{\text{RS}}$ pin. The $\overline{\text{RS}}$ pin is an open drain with a pullup. (↑)			
PDPINTA		7	Power drive protection interrupt input. This interrupt, when activated, puts the PWM output pins (EVA) in the high-impedance state should motor drive/power converter abnormalities, such as overvoltage or overcurrent, etc., arise. PDPINTA is a falling-edge-sensitive interrupt. (↑)			
XINT1/ <i>IOPA2</i>		23	External user interrupt 1 or GPIO. Both XINT1 and XINT2 are edge-sensitive. The edge polarity is programmable. (↑)			
XINT2/ADCSO	C/IOPD0	21	External user interrupt 2 and ADC start of conversion or GPIO. External "start-of-conversion" input for ADC/GPIO. Both XINT1 and XINT2 are edge-sensitive. The edge polarity is programmable. (↑)			
<i>CLKOUT</i> /IOPE	0	73	Clock output or GPIO. This pin outputs either the CPU clock (CLKOUT) or the watchdog clock (WDCLK). The selection is made by the CLKSRC bit (bit 14) of the system control and status register (SCSR). This pin can be used as a GPIO if not used as a clock output pin. (↑)			
PDPINTB 137		137	Power drive protection interrupt input. This interrupt, when activated, puts the PWM output pins (EVB) in the high-impedance state should motor drive/power converter abnormalities, such as overvoltage or overcurrent, etc., arise. PDPINTB is a falling-edge-sensitive interrupt. (↑)			
		OSC	ILLATOR, PLL, FLASH, BOOT, AND MISCELLANEOUS			
XTAL1/CLKIN		123	PLL oscillator input pin. Crystal input to PLL/clock source input to PLL. XTAL1/CLKIN is tied to one side of a reference crystal.			
XTAL2		124	Crystal output. PLL oscillator output pin. XTAL2 is tied to one side of a reference crystal. This pin goes in the high-impedance state when EMU1/ $\overline{\text{OFF}}$ is active low.			
PLLVCCA		12	PLL supply (3.3 V)			
IOPF6		131	General-purpose I/O (↑)			
BOOT_EN /	BOOT_EN	121	Boot ROM enable, GPO, XF. This pin will be sampled as input (BOOT_EN) to update SCSR2.3 (BOOT_EN bit) during reset and then driven as an output signal for XF. After reset, XF is driven			
XF	XF	121	high. ROM devices do not have boot ROM, hence, no BOOT_EN modes. The BOOT_EN pin must be driven with a passive circuit only. (↑)			
PLLF 11		11	PLL loop filter input 1			
PLLF2 10		10	PLL loop filter input 2			
V _{CCP} (5V)		58	Flash programming voltage pin. This pin must be connected to a 5-V supply for Flash programming. The Flash cannot be programmed if this pin is connected to GND. When not programming the Flash (i.e., during normal device operation), this pin can either be left connected to the 5-V supply or it can be tied to GND. This pin must not be left floating at any time. Do not use any current-limiting resistor in series with the 5-V supply on this pin. This pin is a "no connect" (NC) on ROM parts (i.e., this pin is not connected to any circuitry internal to the device). Connecting this pin to 5 V or leaving it open makes no difference on ROM parts.			
TP1		60	Test pin 1. Do not connect.			
		63	Test pin 2. Do not connect.			

[†] Bold, italicized pin names indicate pin function after reset.

LEGEND: \uparrow – Internal pullup \downarrow – Internal pulldown (Typical active pullup/pulldown value is $\pm 16~\mu$ A.)



[‡] GPIO – General-purpose input/output pin. All GPIOs come up as input after reset.

[§] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

[¶]Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high

[#] No power supply pin (V_{DD}, V_{DDO}, V_{SS}, or V_{SSO}) should be left unconnected. All power supply pins must be connected appropriately for proper device operation.

Table 2. LF240xA and LC240xA Pin List and Package Options†‡ (Continued)

PIN NAME	LF2407A (144-PGE)	I DESCRIPTION				
	OSCILLATOR, PLL, FLASH, BOOT, AND MISCELLANEOUS (CONTINUED)					
BIO/IOPC1	119	Branch control input. $\overline{\text{BIO}}$ is polled by the BCND pma, BIO instruction. If $\overline{\text{BIO}}$ is low, a branch is executed. If $\overline{\text{BIO}}$ is not used, it should be pulled high. This pin is configured as a branch control input by all device resets. It can be used as a GPIO, if not used as a branch control input. (↑)				
		EMULATION AND TEST				
EMU0	90	Emulator I/O #0 with internal pullup. When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through the JTAG scan. (↑)				
EMU1/OFF	91	Emulator pin 1. Emulator pin 1 disables all outputs. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator system and is defined as an input/output through the JTAG scan. When TRST is driven low, this pin is configured as OFF. EMU1/OFF, when active low, puts all output drivers in the high-impedance state. Note that OFF is used exclusively for testing and emulation purposes (not for multiprocessing applications). Therefore, for the OFF condition, the following apply: TRST = 0 EMU0 = 1 EMU1/OFF = 0 (↑)				
TCK	135	JTAG test clock with internal pullup (1)				
TDI	139	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK. (1)				
TDO	142	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) is shifted out of TDO on the falling edge of TCK. (\downarrow)				
TMS	144	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. (↑)				
TMS2	36	JTAG test-mode select 2 (TMS2) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. Used for test and emulation only. This pin can be left unconnected in user applications. If the PLL bypass mode is desired, TMS2, TMS, and TRST should be held low during reset. (1)				
		JTAG test reset with internal pulldown. TRST, when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored. (\$\drive{\psi}\$)				
TRST	1	NOTE: Do not use pullup resistors on \overline{TRST} ; it has an internal pulldown device. In a low-noise environment, \overline{TRST} can be left floating. In a high-noise environment, an additional pulldown resistor may be needed. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-k Ω resistor generally offers adequate protection. Since this is application-specific, it is recommended that each target board is validated for proper operation of the debugger and the application.				
		ADDRESS, DATA, AND MEMORY CONTROL SIGNALS				
DS	87	Data space strobe. $\overline{\text{IS}}$, $\overline{\text{DS}}$, and $\overline{\text{PS}}$ are always high unless low-level asserted for access to the relevant external memory space or I/O. They are placed in the high-impedance state. \P				
ĪS	82	I/O space strobe. IS, DS, and PS are always high unless low-level asserted for access to the relevant external memory space or I/O. They are placed in the high-impedance state.				

[†] Bold, italicized pin names indicate pin function after reset.

LEGEND: ↑ - Internal pullup ↓ – Internal pulldown (Typical active pullup/pulldown value is $\pm 16 \mu A$.)



[‡] GPIO – General-purpose input/output pin. All GPIOs come up as input after reset.

[§] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

[¶] Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high

[#] No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper device operation.

Table 2. LF240xA and LC240xA Pin List and Package Options^{†‡} (Continued)

PIN NAME			DESCRIPTION			
	ADDRESS, DATA, AND MEMORY CONTROL SIGNALS (CONTINUED)					
PS 84		84	Program space strobe. IS, DS, and PS are always high unless low-level asserted for access to the relevant external memory space or I/O. They are placed in the high-impedance state.			
R/W		92	Read/write qualifier signal. R/\overline{W} indicates transfer direction during communication to an external device. It is normally in read mode (high), unless low level is asserted for performing a write operation. R/\overline{W} is placed in the high-impedance state.			
W∕R/	W/R	19	Write/Read qualifier or GPIO. This is an inverted R/\overline{W} signal useful for zero-wait-state memory interface. It is normally low, unless a memory write operation is performed. See Table 12, Port C			
IOPC0	IOPC0	19	section, for reset note regarding LF2406A and LF2402A. (↑)			
RD		93	Read-enable strobe. Read-select indicates an active, external read cycle. \overline{RD} is active on all external program, data, and I/O reads. \overline{RD} is placed in the high-impedance state.			
WE		89	Write-enable strobe. The falling edge of WE indicates that the device is driving the external data bus (D15-D0). WE is active on all external program, data, and I/O writes. WE is placed in the high-impedance state.¶			
STRB		96	External memory access strobe. STRB is always high unless asserted low to indicate an external bus cycle. STRB is active for all off-chip accesses. STRB is placed in the high-impedance state.			
READY		120	READY is pulled low to add wait states for external accesses. READY indicates that an external device is prepared for a bus transaction to be completed. If the device is not ready, it pulls the READY pin low. The processor waits one cycle and checks READY again. Note that the processor performs READY-detection if at least one software wait state is programmed. To meet the external READY timings, the wait-state generator control register (WSGR) should be programmed for at least one wait state. (↑)			
MP/MC 118		118	Microprocessor/Microcomputer mode select. If this pin is low during reset, the device is put in microcomputer mode and program execution begins at 0000h of internal program memory (Flash EEPROM). A high value during reset puts the device in microprocessor mode and program execution begins at 0000h of external program memory. This line sets the MP/MC bit (bit 2 in the SCSR2 register). (\$\driver\$)			
ENA_144		122	Active high to enable external interface signals. If pulled low, the 2407A behaves like the 2406A/2403A/2402A—i.e., it has no external memory and generates an illegal address if $\overline{\rm DS}$ is asserted. This pin has an internal pulldown. (\downarrow)			
VIS_OE		97	Visibility output enable (active when data bus is output). This pin is active (low) whenever the external data bus is driving as an output during visibility mode. Can be used by external decode logic to prevent data bus contention while running in visibility mode.			
A0 80		80	Bit 0 of the 16-bit address bus			
A1 78		78	Bit 1 of the 16-bit address bus			
A2 74		74	Bit 2 of the 16-bit address bus			
A3 71		71	Bit 3 of the 16-bit address bus			
A4 68		68	Bit 4 of the 16-bit address bus			
A5		64	Bit 5 of the 16-bit address bus			
A6 61		61	Bit 6 of the 16-bit address bus			
A7		57	Bit 7 of the 16-bit address bus			

[†] Bold, italicized pin names indicate pin function after reset.

LEGEND: ↑ – Internal pullup ↓ – Internal pulldown (Typical active pullup/pulldown value is ±16 μA.)



[‡] GPIO – General-purpose input/output pin. All GPIOs come up as input after reset.

[§] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

[¶] Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high

[#] No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper device operation.

Table 2. LF240xA and LC240xA Pin List and Package Options^{†‡} (Continued)

PIN NAME	LF2407A (144-PGE)	TIESCOIDTION I				
ADDRESS, DATA, AND MEMORY CONTROL SIGNALS (CONTINUED)						
A8	53	Bit 8 of the 16-bit address bus				
A9	51	Bit 9 of the 16-bit address bus				
A10	48	Bit 10 of the 16-bit address bus				
A11	45	Bit 11 of the 16-bit address bus				
A12	43	Bit 12 of the 16-bit address bus				
A13	39	Bit 13 of the 16-bit address bus				
A14	34	Bit 14 of the 16-bit address bus				
A15	31	Bit 15 of the 16-bit address bus				
D0	127	Bit 0 of 16-bit data bus (↑)				
D1	130	Bit 1 of 16-bit data bus (↑)				
D2	132	Bit 2 of 16-bit data bus (↑)				
D3	134	Bit 3 of 16-bit data bus (↑)				
D4	136	Bit 4 of 16-bit data bus (↑)				
D5	138	Bit 5 of 16-bit data bus (↑)				
D6	143	Bit 6 of 16-bit data bus (1)				
D7	5	Bit 7 of 16-bit data bus (1)				
D8	9	Bit 8 of 16-bit data bus (1)				
D9	13	Bit 9 of 16-bit data bus (↑)				
D10	15	Bit 10 of 16-bit data bus (1)				
D11	17	Bit 11 of 16-bit data bus (↑)				
D12	20	Bit 12 of 16-bit data bus (1)				
D13	22	Bit 13 of 16-bit data bus (1)				
D14	24	Bit 14 of 16-bit data bus (1)				
D15	27	Bit 15 of 16-bit data bus (↑)				
		POWER SUPPLY				
	29					
., #	50	One and a OOV Birital last and burleys				
V _{DD} #	86	Core supply +3.3 V. Digital logic supply voltage.				
	129					
	4					
	42					
· #	67	I/O huffer cumply 12.2 V. Digital logic and huffer cumply uplace				
V _{DDO} #	77	I/O buffer supply +3.3 V. Digital logic and buffer supply voltage.				
	95					
	141					

[†] Bold, italicized pin names indicate pin function after reset.

LEGEND: \uparrow – Internal pullup \downarrow – Internal pulldown (Typical active pullup/pulldown value is $\pm 16 \,\mu A$.)



[‡] GPIO – General-purpose input/output pin. All GPIOs come up as input after reset.

[§] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

[¶] Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high

[#] No power supply pin (V_{DD}, V_{DDO}, V_{SS}, or V_{SSO}) should be left unconnected. All power supply pins must be connected appropriately for proper device operation.

Table 2. LF240xA and LC240xA Pin List and Package Options^{†‡} (Continued)

PIN NAME	LF2407A (144-PGE)	DESCRIPTION			
		POWER SUPPLY (CONTINUED)			
	28				
\\\#	49	Consequent Binital lania succeed information			
Vss [#]	85	Core ground. Digital logic ground reference.			
	128				
	3				
	41				
	66				
Vsso [#]	76	I/O buffer ground. Digital logic and buffer ground reference.			
	94				
	125				
	140				

[†] Bold, italicized pin names indicate pin function after reset.

LEGEND: ↑ – Internal pullup ↓ – Internal pulludown (Typical active pullup/pulldown value is ±16 μA.)


[‡] GPIO – General-purpose input/output pin. All GPIOs come up as input after reset.

[§] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

[¶] Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high

[#] No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper device operation.

memory maps



NOTE A: Boot ROM: If the boot ROM is enabled, then addresses 0000-00FF in the program space will be occupied by boot ROM.

Figure 1. SM320LF2407A Memory Map




[†] Addresses 0040h–0043h in on-chip program memory are reserved for code security passwords.

[‡]When CNF = 1, addresses FE00h–FEFFh and FF00h–FFFFh are mapped to the same physical block (B0) in program-memory space. For example, a write to FE00h has the same effect as a write to FF00h. For simplicity, addresses FE00h–FEFFh are referred to as reserved when CNF = 1.

When CNF = 0, addresses 0100h-01FFh and 0200h-02FFh are mapped to the same physical block (B0) in data-memory space. For example, a write to 0100h has the same effect as a write to 0200h. For simplicity, addresses 0100h-01FFh are referred to as reserved.

Addresses 0300h–03FFh and 0400h–04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h has the same effect as a write to 0300h. For simplicity, addresses 0400h–04FFh are referred to as reserved.

peripheral memory map of the 2407A





device reset and interrupts

The 240xA software-programmable interrupt structure supports flexible on-chip and external interrupt configurations to meet real-time interrupt-driven application requirements. The LF240xA recognizes three types of interrupt sources.

- Reset (hardware- or software-initiated) is unarbitrated by the CPU and takes immediate priority over any other executing functions. All maskable interrupts are disabled until the reset service routine enables them.
 - The LF240xA devices have two sources of reset: an external reset pin and a watchdog timer time-out (reset).
- Hardware-generated interrupts are requested by external pins or by on-chip peripherals. There are two
 types:
 - External interrupts are generated by one of four external pins corresponding to the interrupts XINT1, XINT2, PDPINTA, and PDPINTB. These four can be masked both by dedicated enable bits and by the CPU's interrupt mask register (IMR), which can mask each maskable interrupt line at the DSP core.
 - Peripheral interrupts are initiated internally by these on-chip peripheral modules: event manager A, event manager B, SPI, SCI, CAN, and ADC. They can be masked both by enable bits for each event in each peripheral and by the CPU's IMR, which can mask each maskable interrupt line at the DSP core.
- Software-generated interrupts for the LF240xA devices include:
 - The INTR instruction. This instruction allows initialization of any LF240xA interrupt with software. Its
 operand indicates the interrupt vector location to which the CPU branches. This instruction globally
 disables maskable interrupts (sets the INTM bit to 1).
 - The NMI instruction. This instruction forces a branch to interrupt vector location 24h. This instruction globally disables maskable interrupts. 240xA devices do not have the NMI hardware signal, only software activation is provided.
 - The TRAP instruction. This instruction forces the CPU to branch to interrupt vector location 22h. The
 TRAP instruction does not disable maskable interrupts (INTM is not set to 1); therefore, when the CPU
 branches to the interrupt service routine, that routine can be interrupted by the maskable hardware
 interrupts.
 - An emulator trap. This interrupt can be generated with either an INTR instruction or a TRAP instruction.

Six core interrupts (INT1–INT6) are expanded using a peripheral interrupt expansion (PIE) module identical to the F24x devices. The PIE manages all the peripheral interrupts from the 240xA peripherals and are grouped to share the six core level interrupts. Figure 2 shows the PIE block diagram for hardware-generated interrupts.

The PIE block diagram (Figure 2) and the interrupt table (Table 3) explain the grouping and interrupt vector maps. LF240xA devices have interrupts identical to those of the F24x devices and should be completely code-compatible. 240xA devices also have peripheral interrupts identical to those of the F24x – plus additional interrupts for new peripherals such as event manager B. Though the new interrupts share the 24x interrupt grouping, they all have a unique vector to differentiate among the interrupts. See Table 3 for details.



device reset and interrupts (continued) **PDPINTA** PIE **IMR** PDPINTB **ADCINT IFR** XINT1 XINT2 Level 1 **SPIINT IRQ GEN RXINT** INT1 **TXINT CANMBINT CANERINT** CMP1INT **CMP2INT** INT2 **CMP3INT CMP4INT CMP5INT** CMP6INT T1PINT Level 2 **T1CINT IRQ GEN T1UFINT T10FINT** T3PINT T3CINT CPU **T3UFINT** T30FINT **T2PINT** INT3 **T2CINT T2UFINT** Level 3 **T2OFINT IRQ GEN T4PINT T4CINT T4UFINT T40FINT CAP1INT** INT4 **CAP2INT** Level 4 **CAP3INT CAP4INT IRQ GEN CAP5INT CAP6INT SPIINT RXINT** Level 5 INT5 **TXINT IRQ GEN CANMBINT CANERINT ADCINT** INT6 Level 6 XINT1 **IRQ GEN** XINT2 **IACK PIVR & Logic** PIRQR# PIACK# **Data Bus** Addr Bus Indicates change with respect to the TMS320F243/F241/C242 data sheets. Interrupts from external interrupt pins. The remaining interrupts are internal to the peripherals.

Figure 2. Peripheral Interrupt Expansion (PIE) Module Block Diagram for Hardware-Generated Interrupts



interrupt request structure

Table 3. LF240xA/LC240xA Interrupt Source Priority and Vectors

INTERRUPT NAME	OVERALL PRIORITY	CPU INTERRUPT AND VECTOR ADDRESS	BIT POSITION IN PIRQRX AND PIACKRX	PERIPHERAL INTERRUPT VECTOR (PIV)	MASK- ABLE?	SOURCE PERIPHERAL MODULE	DESCRIPTION
Reset	1	RSN 0000h		N/A	N	RS pin, Watchdog	Reset from pin, watchdog timeout
Reserved	2	– 0026h		N/A	N	CPU	Emulator trap
NMI	3	NMI 0024h		N/A	N	Nonmaskable Interrupt	Nonmaskable interrupt, software interrupt only
PDPINTA	4		0.0	0020h	Υ	EVA	Power device protection
PDPINTB	5		2.0	0019h	Y	EVB	interrupt pins
ADCINT	6		0.1	0004h	Υ	ADC	ADC interrupt in high-priority mode
XINT1	7		0.2	0001h	Y	External Interrupt Logic	External interrupt pins in high
XINT2	8	INT1	0.3	0011h	Y	External Interrupt Logic	priority
SPIINT	9	0002h	0.4	0005h	Υ	SPI	SPI interrupt pins in high priority
RXINT	10	000	0.5	0006h	Υ	SCI	SCI receiver interrupt in high-priority mode
TXINT	11		0.6	0007h	Υ	SCI	SCI transmitter interrupt in high-priority mode
CANMBINT	12		0.7	0040	Υ	CAN	CAN mailbox in high-priority mode
CANERINT	13		0.8	0041	Y	CAN	CAN error interrupt in high-priority mode
CMP1INT	14		0.9	0021h	Υ	EVA	Compare 1 interrupt
CMP2INT	15		0.10	0022h	Υ	EVA	Compare 2 interrupt
CMP3INT	16		0.11	0023h	Υ	EVA	Compare 3 interrupt
T1PINT	17	INITO	0.12	0027h	Υ	EVA	Timer 1 period interrupt
T1CINT	18	INT2 0004h	0.13	0028h	Υ	EVA	Timer 1 compare interrupt
T1UFINT	19		0.14	0029h	Υ	EVA	Timer 1 underflow interrupt
T10FINT	20		0.15	002Ah	Υ	EVA	Timer 1 overflow interrupt
CMP4INT	21		2.1	0024h	Υ	EVB	Compare 4 interrupt
CMP5INT	22		2.2	0025h	Υ	EVB	Compare 5 interrupt
CMP6INT	23		2.3	0026h	Υ	EVB	Compare 6 interrupt
T3PINT	24		2.4	002Fh	Υ	EVB	Timer 3 period interrupt
T3CINT	25		2.5	0030h	Υ	EVB	Timer 3 compare interrupt
T3UFINT	26		2.6	0031h	Υ	EVB	Timer 3 underflow interrupt
T3OFINT	27		2.7	0032h	Υ	EVB	Timer 3 overflow interrupt

† Refer to the TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals (literature number SPRU357) for more information. NOTE: Some interrupts may not be available in a particular device due to the absence of a peripheral. See Table 1 for more details.

New peripheral interrupts and vectors with respect to the F243/F241 devices.



interrupt request structure (continued)

Table 3. LF240xA/LC240xA Interrupt Source Priority and Vectors (Continued)

INTERRUPT NAME	OVERALL PRIORITY	CPU INTERRUPT AND VECTOR ADDRESS	BIT POSITION IN PIRQRX AND PIACKRX	PERIPHERAL INTERRUPT VECTOR (PIV)	MASK- ABLE?	SOURCE PERIPHERAL MODULE	DESCRIPTION	
T2PINT	28		1.0	002Bh	Υ	EVA	Timer 2 period interrupt	
T2CINT	29	1	1.1	002Ch	Υ	EVA	Timer 2 compare interrupt	
T2UFINT	30	1	1.2	002Dh	Υ	EVA	Timer 2 underflow interrupt	
T20FINT	31	INT3	1.3	002Eh	Υ	EVA	Timer 2 overflow interrupt	
T4PINT	32	0006h	2.8	0039h	Υ	EVB	Timer 4 period interrupt	
T4CINT	33	1	2.9	003Ah	Υ	EVB	Timer 4 compare interrupt	
T4UFINT	34	1	2.10	003Bh	Υ	EVB	Timer 4 underflow interrupt	
T40FINT	35	1	2.11	003Ch	Υ	EVB	Timer 4 overflow interrupt	
CAP1INT	36		1.4	0033h	Υ	EVA	Capture 1 interrupt	
CAP2INT	37	1	1.5	0034h	Υ	EVA	Capture 2 interrupt	
CAP3INT	38	INT4	1.6	0035h	Υ	EVA	Capture 3 interrupt	
CAP4INT	39	0008h	2.12	0036h	Υ	EVB	Capture 4 interrupt	
CAP5INT	40	1	2.13	0037h	Υ	EVB	Capture 5 interrupt	
CAP6INT	41		2.14	0038h	Υ	EVB	Capture 6 interrupt	
SPIINT	42		1.7	0005h	Υ	SPI	SPI interrupt (low priority)	
RXINT	43		1.8	0006h	Y	SCI	SCI receiver interrupt (low-priority mode)	
TXINT	44	INT5 000Ah	1.9	0007h	Y	SCI	SCI transmitter interrupt (low-priority mode)	
CANMBINT	45	OUDAII	1.10	0040h	Y	CAN	CAN mailbox interrupt (low-priority mode)	
CANERINT	46		1.11	0041h	Y	CAN	CAN error interrupt (low-priority mode)	
ADCINT	47		1.12	0004h	Y	ADC	ADC interrupt (low priority)	
XINT1	48	INT6 000Ch	1.13	0001h	Υ	External Interrupt Logic	External interrupt pins	
XINT2	49		1.14	0011h	Υ	External Interrupt Logic	(low-priority mode)	
Reserved		000Eh		N/A	Υ	CPU	Analysis interrupt	
TRAP	N/A	0022h		N/A	N/A	CPU	TRAP instruction	
Phantom Interrupt Vector	N/A	N/A		0000h	N/A	CPU	Phantom interrupt vector	
INT8-INT16	N/A	0010h-0020h		N/A	N/A	CPU	0.6	
INT20-INT31	N/A	00028h-0003Fh		N/A	N/A	CPU	Software interrupt vectors	

[†] Refer to the TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals (literature number SPRU357) for more information. NOTE: Some interrupts may not be available in a particular device due to the absence of a peripheral. See Table 1 for more details.

New peripheral interrupts and vectors with respect to the F243/F241 devices.

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

DSP CPU core

The 240xA devices use an advanced Harvard-type architecture that maximizes processing power by maintaining two separate memory bus structures — program and data — for full-speed execution. This multiple bus structure allows data and instructions to be read simultaneously. Instructions support data transfers between program memory and data memory. This architecture permits coefficients that are stored in program memory to be read in RAM, thereby eliminating the need for a separate coefficient ROM. This, coupled with a four-deep pipeline, allows the LF240xA/LC240xA devices to execute most instructions in a single cycle. See the functional block diagram of the 240xA DSP CPU for more information.

240xA instruction set

The 240xA microprocessor implements a comprehensive instruction set that supports both numeric-intensive signal-processing operations and general-purpose applications, such as multiprocessing and high-speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Because the same data lines are used to communicate to external data, program, or I/O space, the number of cycles an instruction requires to execute varies, depending upon whether the next data operand fetch is from internal or external memory. Highest throughput is achieved by maintaining data memory on chip and using either internal or fast external program memory.

addressing modes

The 240xA instruction set provides four basic memory-addressing modes: direct, indirect, immediate, and register.

In direct addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer (DP) to form the 16-bit data memory address. Therefore, in the direct-addressing mode, data memory is paged effectively with a total of 512 pages, with each page containing 128 words.


Indirect addressing accesses data memory through the auxiliary registers. In this addressing mode, the address of the instruction operand is contained in the currently selected auxiliary register. Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the auxiliary register pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.

scan-based emulation

x2xx devices incorporate scan-based emulation logic for code-development and hardware-development support. Scan-based emulation allows the emulator to control the processor in the system without the use of intrusive cables to the full pinout of the device. The scan-based emulator communicates with the x2xx by way of the IEEE 1149.1-compatible (JTAG) interface. The 240xA DSPs do not include boundary scan. The scan chain of these devices is useful for emulation function only.



functional block diagram of the 2407A DSP CPU



NOTES: A. See Table 4 for symbol descriptions.

- B. For clarity, the data and program buses are shown as single buses although they include address and data bits.
- C. Refer to the TMS320F/C24x DSP Controllers Reference Guide: CPU and Instruction Set (literature number SPRU160) for CPU instruction set information.



240xA legend for the internal hardware

Table 4. Legend for the 240xA DSP CPU Internal Hardware

SYMBOL	NAME	DESCRIPTION				
ACC	Accumulator	32-bit register that stores the results and provides input for subsequent CALU operations. Also includes shift and rotate capabilities				
ARAU	Auxiliary Register Arithmetic Unit	An unsigned, 16-bit arithmetic unit used to calculate indirect addresses using the auxiliary registers as inputs and outputs				
AUX REGS	Auxiliary Registers 0-7	These 16-bit registers are used as pointers to anywhere within the data space address range. They a operated upon by the ARAU and are selected by the auxiliary register pointer (ARP). AR0 can also be use as an index value for AR updates of more than one and as a compare value to AR.				
С	Carry	Register carry output from CALU. C is fed back into the CALU for extended arithmetic operation. The C resides in status register 1 (ST1), and can be tested in conditional instructions. C is also used in accumul shifts and rotates.				
CALU	Central Arithmetic Logic Unit	32-bit-wide main arithmetic logic unit for the C2xx core. The CALU executes 32-bit operations in a simachine cycle. CALU operates on data coming from ISCALE or PSCALE with data from ACC, and provistatus results to PCTRL.				
DARAM	Dual-Access RAM	If the on-chip RAM configuration control bit (CNF) is set to 0, the reconfigurable data dual-access (DARAM) block B0 is mapped to data space; otherwise, B0 is mapped to program space. Blocks B1 are mapped to data memory space only, at addresses 0300–03FF and 0060–007F, respectively. Blo and 1 contain 256 words, while block 2 contains 32 words.				
DP	Data Memory Page Pointer	The 9-bit DP register is concatenated with the seven least significant bits (LSBs) of an instruction we form a direct memory address of 16 bits. DP can be modified by the LST and LDP instructions.				
GREG	Global Memory Allocation Register	GREG specifies the size of the global data memory space. Since the global memory space is not use the 240xA devices, this register is reserved.				
IMR	Interrupt Mask Register	IMR individually masks or enables the seven interrupts.				
IFR	Interrupt Flag Register	The 7-bit IFR indicates that the C2xx has latched an interrupt from one of the seven maskable interrupts.				
INT#	Interrupt Traps	A total of 32 interrupts by way of hardware and/or software are available.				
ISCALE	Input Data-Scaling Shifter	16- to 32-bit barrel left-shifter. ISCALE shifts incoming 16-bit data 0 to 16 positions left, relative to the 32-bit output within the fetch cycle; therefore, no cycle overhead is required for input scaling operations.				
MPY	Multiplier	16×16 -bit multiplier to a 32-bit product. MPY executes multiplication in a single cycle. MPY operates either signed or unsigned 2s-complement arithmetic multiply.				
MSTACK	Micro Stack	MSTACK provides temporary storage for the address of the next instruction to be fetched when program address-generation logic is used to generate sequential addresses in data space.				
MUX	Multiplexer	Multiplexes buses to a common input				
NPAR	Next Program Address Register	NPAR holds the program address to be driven out on the PAB in the next cycle.				
OSCALE	Output Data-Scaling Shifter	16- to 32-bit barrel left-shifter. OSCALE shifts the 32-bit accumulator output 0 to 7 bits left for quantization management and outputs either the 16-bit high- or low-half of the shifted 32-bit data to the data-write data bus (DWEB).				
PAR	Program Address Register	PAR holds the address currently being driven on PAB for as many cycles as it takes to complete all memorphisms scheduled for the current bus cycle.				
PC	Program Counter	PC increments the value from NPAR to provide sequential addresses for instruction-fetching and sequential data-transfer operations.				
PCTRL	Program Controller	PCTRL decodes instruction, manages the pipeline, stores status, and decodes conditional operations.				



240xA legend for the internal hardware (continued)

Table 4. Legend for the 240xA DSP CPU Internal Hardware (Continued)

SYMBOL	NAME	DESCRIPTION			
PREG	Product Register	32-bit register holds results of 16 × 16 multiply			
PSCALE	Product-Scaling Shifter	0-, 1-, or 4-bit left shift, or 6-bit right shift of multiplier product. The left-shift options are used to manage the additional sign bits resulting from the 2s-complement multiply. The right-shift option is used to scale down the number to manage overflow of product accumulation in the CALU. PSCALE resides in the path from the 32-bit product shifter and from either the CALU or the data-write data bus (DWEB), and requires no cycle overhead.			
STACK	Stack	STACK is a block of memory used for storing return addresses for subroutines and interrupt-service routines, or for storing data. The C2xx stack is 16 bits wide and 8 levels deep.			
		16-bit register holds one of the operands for the multiply operations. TREG holds the dynamic shift count for the LACT, ADDT, and SUBT instructions. TREG holds the dynamic bit position for the BITT instruction.			

status and control registers

Two status registers, ST0 and ST1, contain the status of various conditions and modes. These registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for subroutines.

The load status register (LST) instruction is used to write to ST0 and ST1. The store status register (SST) instruction is used to read from ST0 and ST1 — except for the INTM bit, which is not affected by the LST instruction. The individual bits of these registers can be set or cleared when using the SETC and CLRC instructions. Figure 3 shows the organization of status registers ST0 and ST1, indicating all status bits contained in each. Several bits in the status registers are reserved and are read as logic 1s. Table 5 lists status register field definitions.




Figure 3. Organization of Status Registers ST0 and ST1

Table 5. Status Register Field Definitions

FIELD	FUNCTION		
ARB	Auxiliary register pointer buffer. When the ARP is loaded into ST0, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded by way of an LST #1 instruction, the same value is also copied to the ARP.		
ARP	Auxiliary register (AR) pointer. ARP selects the AR to be used in indirect addressing. When the ARP is loaded, the old ARP value is copied to the ARB register. ARP can be modified by memory-reference instructions when using indirect addressing, and by the LARP, MAR, and LST instructions. The ARP is also loaded with the same value as ARB when an LST #1 instruction is executed.		
С	Carry bit. C is set to 1 if the result of an addition generates a carry, or reset to 0 if the result of a subtraction generates a borrow. Otherwise, C is reset after an addition or set after a subtraction, except if the instruction is ADD or SUB with a 16-bit shift. In these cases, ADD can only set and SUB can only reset the carry bit, but cannot affect it otherwise. The single-bit shift and rotate instructions also affect C, as well as the SETC, CLRC, and LST #1 instructions. Branch instructions have been provided to branch on the status of C. C is set to 1 on a reset.		
CNF	On-chip RAM configuration control bit. If CNF is set to 0, the reconfigurable data dual-access RAM blocks are mapped to data space; otherwise, they are mapped to program space. The CNF can be modified by the SETC CNF, CLRC CNF, and LST #1 instructions. RS sets the CNF to 0.		

status and control registers (continued)

Table 5. Status Register Field Definitions (Continued)

FIELD	FUNCTION			
DP	Data memory page pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memo address of 16 bits. DP can be modified by the LST and LDP instructions.			
INTM	Interrupt mode bit. When INTM is set to 0, all unmasked interrupts are enabled. When set to 1, all maskable interrupts are disabled. INTM is set and reset by the SETC INTM and CLRC INTM instructions. RS also sets INTM. INTM has no effect on the unmaskable RS and NMI interrupts. Note that INTM is unaffected by the LST instruction. This bit is set to 1 by reset. It is also set to 1 when a maskable interrupt trap is taken.			
OV	Overflow flag bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the arithmetic logic unit (ALU). Once an overflow occurs, the OV remains set until a reset, BCND/D on OV/NOV, or LST instruction clears OV.			
OVM	Overflow mode bit. When OVM is set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator is set to either its most positive or negative value upon encountering an overflow. The SETC and CLRC instructions set and reset this bit, respectively. LST can also be used to modify the OVM.			
РМ	Product shift mode. If these two bits are 00, the multiplier's 32-bit product is loaded into the ALU with no shift. If PM = 01, the PREG output is left-shifted one place and loaded into the ALU, with the LSB zero-filled. If PM = 10, the PREG output is left-shifted by 4 bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of 6 bits, sign-extended. Note that the PREG contents remain unchanged. The shift takes place when transferring the contents of the PREG to the ALU. PM is loaded by the SPM and LST #1 instructions. PM is cleared by RS.			
SXM	Sign-extension mode bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter. SXM = 0 suppresses sign extension. SXM does not affect the definitions of certain instructions; for example, the ADDS instruction suppresses sign extension regardless of SXM. SXM is set by the SETC SXM instruction and reset by the CLRC SXM instruction and can be loaded by the LST #1 instruction. SXM is set to 1 by reset.			
тс	Test/control flag bit. TC is affected by the BIT, BITT, CMPR, LST #1, and NORM instructions. TC is set to a 1 if a bit tested by BIT or BITT is a 1, if a compare condition tested by CMPR exists between AR (ARP) and AR0, if the exclusive-OR function of the 2 most significant bits (MSBs) of the accumulator is true when tested by a NORM instruction. The conditional branch, call, and return instructions can execute based on the condition of TC.			
XF	XF pin status bit. XF indicates the state of the XF pin, a general-purpose output pin. XF is set by the SETC XF instruction and reset by the CLRC XF instruction. XF is set to 1 by reset.			

central processing unit

The 240xA central processing unit (CPU) contains a 16-bit scaling shifter, a 16 x 16-bit parallel multiplier, a 32-bit central arithmetic logic unit (CALU), a 32-bit accumulator, and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CPU components and their functions. The functional block diagram shows the components of the CPU.

input scaling shifter

The 240xA provides a scaling shifter with a 16-bit input connected to the data bus and a 32-bit output connected to the CALU. This shifter operates as part of the path of data coming from program or data space to the CALU and requires no cycle overhead. It is used to align the 16-bit data coming from memory to the 32-bit CALU. This is necessary for scaling arithmetic as well as aligning masks for logical operations.

The scaling shifter produces a left shift of 0 to 16 on the input data. The LSBs of the output are filled with zeros; the MSBs can either be filled with zeros or sign-extended, depending upon the value of the SXM bit (sign-extension mode) of status register ST1. The shift count is specified by a constant embedded in the instruction word or by a value in TREG. The shift count in the instruction allows for specific scaling or alignment operations specific to that point in the code. The TREG base shift allows the scaling factor to be adaptable to the system's performance.



multiplier

The x240xA devices use a 16 x 16-bit hardware multiplier that is capable of computing a signed or an unsigned 32-bit product in a single machine cycle. All multiply instructions, except the MPYU (multiply unsigned) instruction, perform a signed multiply operation. That is, two numbers being multiplied are treated as 2s-complement numbers, and the result is a 32-bit 2s-complement number. There are two registers associated with the multiplier, as follow:

- 16-bit temporary register (TREG) that holds one of the operands for the multiplier
- 32-bit product register (PREG) that holds the product

Four product-shift modes (PM) are available at the PREG output (PSCALE). These shift modes are useful for performing multiply/accumulate operations, performing fractional arithmetic, or justifying fractional products. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 6.

PM	SHIFT	DESCRIPTION			
00	No shift	Product feed to CALU or data bus with no shift			
01	Left 1	Removes the extra sign bit generated in a 2s-complement multiply to produce a Q31 product			
10	10 Left 4 Removes the extra 4 sign bits generated in a 16x13 2s-complement multiply to a produce a Q31 produce using the multiply-by-a-13-bit constant				
11	Right 6	Scales the product to allow up to 128 product accumulation without the possibility of accumulator overflo			

Table 6. PSCALE Product-Shift Modes

The product can be shifted one bit to compensate for the extra sign bit gained in multiplying two 16-bit 2s-complement numbers (MPY instruction). A four-bit shift is used in conjunction with the MPY instruction with a short immediate value (13 bits or less) to eliminate the four extra sign bits gained in multiplying a 16-bit number by a 13-bit number. Finally, the output of PREG can be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without the possibility of overflow.

The LT (load TREG) instruction normally loads TREG to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). A multiplication also can be performed with a 13-bit immediate operand when using the MPY instruction. Then, a product is obtained every two cycles. When the code is executing multiple multiplies and product sums, the CPU supports the pipelining of the TREG load operations with CALU operations using the previous product. The pipeline operations that run in parallel with loading the TREG include: load ACC with PREG (LTP); add PREG to ACC (LTA); add PREG to ACC and shift TREG input data (DMOV) to next address in data memory (LTD); and subtract PREG from ACC (LTS).

Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. The data for these operations can be transferred to the multiplier each cycle by way of the program and data buses. This facilitates single-cycle multiply/accumulates when used with the repeat (RPT) instruction. In these instructions, the coefficient addresses are generated by program address generation (PAGEN) logic, while the data addresses are generated by data address generation (DAGEN) logic. This allows the repeated instruction to access the values from the coefficient table sequentially and step through the data in any of the indirect addressing modes.

The MACD instruction, when repeated, supports filter constructs (weighted running averages) so that as the sum-of-products is executed, the sample data is shifted in memory to make room for the next sample and to throw away the oldest sample.

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

multiplier (continued)

The MPYU instruction performs an unsigned multiplication, which greatly facilitates extended-precision arithmetic operations. The unsigned contents of TREG are multiplied by the unsigned contents of the addressed data memory location, with the result placed in PREG. This process allows the operands of greater than 16 bits to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the 32-bit product register (PREG). The product from PREG can be transferred to the CALU or to data memory by way of the SPH (store product high) and SPL (store product low) instructions. Note: the transfer of PREG to either the CALU or data bus passes through the PSCALE shifter, and therefore is affected by the product shift mode defined by PM. This is important when saving PREG in an interrupt-service-routine context save as the PSCALE shift effects cannot be modeled in the restore operation. PREG can be cleared by executing the MPY #0 instruction. The product register can be restored by loading the saved low half into TREG and executing a MPY #1 instruction. The high half, then, is loaded using the LPH instruction.

central arithmetic logic unit

The x240xA central arithmetic logic unit (CALU) implements a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. This ALU is referred to as central to differentiate it from a second ALU used for indirect-address generation called the auxiliary register arithmetic unit (ARAU). Once an operation is performed in the CALU, the result is transferred to the accumulator (ACC) where additional operations, such as shifting, can occur. Data that is input to the CALU can be scaled by ISCALE when coming from one of the data buses (DRDB or PRDB) or scaled by PSCALE when coming from the multiplier.

The CALU is a general-purpose ALU that operates on 16-bit words taken from data memory or derived from immediate instructions. In addition to the usual arithmetic instructions, the CALU can perform Boolean operations, facilitating the bit-manipulation ability required for a high-speed controller. One input to the CALU is always provided from the accumulator, and the other input can be provided from the product register (PREG) of the multiplier or the output of the scaling shifter (that has been read from data memory or from the ACC). After the CALU has performed the arithmetic or logical operation, the result is stored in the accumulator.

The x240xA devices support floating-point operations for applications requiring a large dynamic range. The NORM (normalization) instruction is used to normalize fixed-point numbers contained in the accumulator by performing left shifts. The four bits of the TREG define a variable shift through the scaling shifter for the LACT/ADDT/SUBT (load/add to/subtract from accumulator with shift specified by TREG) instructions. These instructions are useful in floating-point arithmetic where a number needs to be denormalized — that is, floating-point to fixed-point conversion. They are also useful in the execution of an automatic gain control (AGC) going into a filter. The BITT (bit test) instruction provides testing of a single bit of a word in data memory based on the value contained in the four LSBs of TREG.

The CALU overflow saturation mode can be enabled/disabled by setting/resetting the OVM bit of ST0. When the CALU is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator is loaded with either the most positive or the most negative value representable in the accumulator, depending on the direction of the overflow. The value of the accumulator at saturation is 07FFFFFFh (positive) or 08000000h (negative). If the OVM (overflow mode) status register bit is reset and an overflow occurs, the overflowed results are loaded into the accumulator with modification. (Note that logical operations cannot result in overflow.)

The CALU can execute a variety of branch instructions that depend on the status of the CALU and the accumulator. These instructions can be executed conditionally based on any meaningful combination of these status bits. For overflow management, these conditions include OV (branch on overflow) and EQ (branch on accumulator equal to zero). In addition, the BACC (branch to address in accumulator) instruction provides the ability to branch to an address specified by the accumulator (computed goto). Bit test instructions (BIT and BITT), which do not affect the accumulator, allow the testing of a specified bit of a word in data memory.



central arithmetic logic unit (continued)

The CALU also has an associated carry bit that is set or reset depending on various operations within the device. The carry bit allows more efficient computation of extended-precision products and additions or subtractions. It is also useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the single-bit shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such non-arithmetic or control instructions.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions use the previous value of carry in their addition/subtraction operation.

The one exception to the operation of the carry bit is in the use of ADD with a shift count of 16 (add to high accumulator) and SUB with a shift count of 16 (subtract from high accumulator) instructions. This case of the ADD instruction can set the carry bit only if a carry is generated, and this case of the SUB instruction can reset the carry bit only if a borrow is generated; otherwise, neither instruction affects it.

Two conditional operands, C and NC, are provided for branching, calling, returning, and conditionally executing, based upon the status of the carry bit. The SETC, CLRC, and LST #1 instructions also can be used to load the carry bit. The carry bit is set to one on a hardware reset.

accumulator

The 32-bit accumulator is the registered output of the CALU. It can be split into two 16-bit segments for storage in data memory. Shifters at the output of the accumulator provide a left shift of 0 to 7 places. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the postscaling shifter is used on the high word of the accumulator (bits 16–31), the MSBs are lost and the LSBs are filled with bits shifted in from the low word (bits 0–15). When the postscaling shifter is used on the low word, the LSBs are zero-filled.

The SFL and SFR (in-place one-bit shift to the left/right) instructions and the ROL and ROR (rotate to the left/right) instructions implement shifting or rotating of the contents of the accumulator through the carry bit. The SXM bit affects the definition of the SFR (shift accumulator right) instruction. When SXM = 1, SFR performs an arithmetic right shift, maintaining the sign of the accumulator data. When SXM = 0, SFR performs a logical shift, shifting out the LSBs and shifting in a zero for the MSB. The SFL (shift accumulator left) instruction is not affected by the SXM bit and behaves the same in both cases, shifting out the MSB and shifting in a zero. Repeat (RPT) instructions can be used with the shift and rotate instructions for multiple-bit shifts.

auxiliary registers and auxiliary-register arithmetic unit (ARAU)

The 240xA provides a register file containing eight auxiliary registers (AR0-AR7). The auxiliary registers are used for indirect addressing of the data memory or for temporary data storage. Indirect auxiliary-register addressing allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are referenced with a 3-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP can be loaded from data memory, the ACC, the product register, or by an immediate operand defined in the instruction. The contents of these registers also can be stored in data memory or used as inputs to the CALU.

The auxiliary register file (AR0–AR7) is connected to the ARAU. The ARAU can autoindex the current auxiliary register while the data memory location is being addressed. Indexing either by ± 1 or by the contents of the AR0 register can be performed. As a result, accessing tables of information does not require the CALU for address manipulation; therefore, the CALU is free for other operations in parallel.

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

internal memory

The 320x240xA devices are configured with the following memory modules:

- Dual-access random-access memory (DARAM)
- Single-access random-access memory (SARAM)
- Flash
- ROM
- Boot ROM

dual-access RAM (DARAM)

There are 544 words \times 16 bits of DARAM on the 240xA devices. The 240xA DARAM allows writes to and reads from the RAM in the same cycle. The DARAM is configured in three blocks: block 0 (B0), block 1 (B1), and block 2 (B2). Block 1 contains 256 words and Block 2 contains 32 words, and both blocks are located only in data memory space. Block 0 contains 256 words, and can be configured to reside in either data or program memory space. The SETC CNF (configure B0 as program memory) and CLRC CNF (configure B0 as data memory) instructions allow dynamic configuration of the memory maps through software.

When using on-chip RAM, the 240xA runs at full speed with no wait states. The ability of the DARAM to allow two accesses to be performed in one cycle, coupled with the parallel nature of the 240xA architecture, enables the device to perform three concurrent memory accesses in any given machine cycle. Externally, the READY line or on-chip software wait-state generator can be used to interface the 2407A to slower, less expensive external memory.

single-access RAM (SARAM)

There are 2K words \times 16 bits of SARAM on the 2407A.[†] The PON and DON bits select SARAM (2K) mapping in program space, data space, or both. See Table 18 for details on the SCSR2 register and the PON and DON bits. At reset, these bits are 11, and the on-chip SARAM is mapped in both the program and data spaces. The SARAM (starting at 8000h in program memory) is accessible in external memory space, if the on-chip SARAM is not enabled.

flash EEPROM

Flash EEPROM provides an attractive alternative to masked program ROM. Like ROM, Flash is nonvolatile. However, it has the advantage of "in-target" reprogrammability. The LF2407A incorporates one $32K \times 16$ -bit Flash EEPROM module in program space. The Flash module has multiple sectors that can be individually protected while erasing or programming. The sector size is non-uniform and partitioned as 4K/12K/12K/4K sectors.

Unlike most discrete Flash memory, the LF240xA Flash does not require a dedicated state machine, because the algorithms for programming and erasing the Flash are executed by the DSP core. This enables several advantages, including: reduced chip size and sophisticated, adaptive algorithms. For production programming, the IEEE Standard 1149.1‡ (JTAG) scan port provides easy access to the on-chip RAM for downloading the algorithms and Flash code. This Flash requires 5 V for programming (at V_{CCP} pin only) the array. The Flash runs at zero wait state while the device is powered at 3.3 V.

FIEEE Standard 1149.1-1990, IEEE Standard Test Access Port.



[†] See Table 1 for device-specific features.

boot ROM

Boot ROM is a 256-word ROM memory-mapped in program space 0000–00FF. This ROM will be enabled if the BOOT_EN pin is low during reset. The BOOT_EN bit (bit 3 of the SCSR2 register) will be set to 0 if the BOOT_EN pin is low at reset. Boot ROM can also be enabled by writing 0 to the SCSR2.3 bit and disabled by writing 1 to this bit.

The boot ROM has a generic bootloader to transfer code through SCI or SPI ports. The incoming code should disable the BOOT_ROM bit by writing 1 to bit 3 of the SCSR2 register, or else, the whole Flash array will not be enabled.

The boot ROM code sets the PLL to x2 or x4 option based on the condition of the SCITXD pin during reset. The SCITXD pin should be pulled high/low to select the PLL multiplication factor. The choices made are as follows:

- If the SCITXD pin is pulled low, the PLL multiplier is set to 2.
- If the SCITXD pin is pulled high, the PLL multiplier is set to 4. (Default)
- If the SCITXD pin is not driven at reset, the internal pullup selects the default multiplier of 4.

Care should be taken such that a combination of CLKIN and the PLL multiplication factor should not result in a CPU clock speed of greater than 40 MHz, the maximum rated speed.

Furthermore, when the bootloader is used, only specific values of CLKIN would result in a baud-lock for the SCI. Refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357) for more details about the bootloader operation.

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

flash/ROM security

240xA devices incorporate a security feature that prevents external access to program memory. This feature is useful in preventing unauthorized duplication of proprietary code.

If access to Flash/ROM contents are desired for debugging purposes, two actions need to be taken:

- 1. A "dummy" read of locations 40h, 41h, 42h and 43h (of program memory space) is necessary. The word "dummy" indicates that the destination address of this read is insignificant.
 - NOTE: Step 2 is not required if 40h-43h contain 0000 0000 0000 0000h or FFFF FFFF FFFF FFFFh.
- 2. A 64-bit password (split as four 16-bit words) must be written to the data-memory locations 77F0h, 77F1h, 77F2h, and 77F3h. The four 16-bit words written to these locations must match the four words stored in 40h, 41h, 42h, and 43h (of program memory space), respectively. The device becomes "unsecured" one cycle after the last instruction that unsecures the part.

Code Security Module Disclaimer

The Code Security Module ("CSM") included on this device was designed to password protect the data stored in the associated memory (either ROM or Flash) and is warranted by Texas Instruments (TI), in accordance with its standard terms and conditions, to conform to TI's published specifications for the warranty period applicable for this device.

TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.



PERIPHERALS

The integrated peripherals of the 240xA are described in the following subsections:

- Two event-manager modules (EVA, EVB)
- Enhanced analog-to-digital converter (ADC) module
- Controller area network (CAN) module
- Serial communications interface (SCI) module
- Serial peripheral interface (SPI) module
- PLL-based clock module
- Digital I/O and shared pin functions
- External memory interfaces
- Watchdog (WD) timer module

event manager modules (EVA, EVB)

The event-manager modules include general-purpose (GP) timers, full-compare/PWM units, capture units, and quadrature-encoder pulse (QEP) circuits. EVA's and EVB's timers, compare units, and capture units function identically. However, timer/unit names differ for EVA and EVB. Table 7 shows the module and signal names used. Table 7 shows the features and functionality available for the event-manager modules and highlights EVA nomenclature.

Event managers A and B have identical peripheral register sets with EVA starting at 7400h and EVB starting at 7500h. The paragraphs in this section describe the function of GP timers, compare units, capture units, and QEPs using EVA nomenclature. These paragraphs are applicable to EVB with regard to function—however, module/signal names would differ.

Table 7. Module and Signal Names for EVA and EVB

EVENT MANAGED MODULES	EVA		EVB	
EVENT MANAGER MODULES	MODULE	SIGNAL	MODULE	SIGNAL
GP Timers	Timer 1	T1PWM/T1CMP	Timer 3	T3PWM/T3CMP
	Timer 2	T2PWM/T2CMP	Timer 4	T4PWM/T4CMP
Compare Units	Compare 1	PWM1/2	Compare 4	PWM7/8
	Compare 2	PWM3/4	Compare 5	PWM9/10
	Compare 3	PWM5/6	Compare 6	PWM11/12
Capture Units	Capture 1	CAP1	Capture 4	CAP4
	Capture 2	CAP2	Capture 5	CAP5
	Capture 3	CAP3	Capture 6	CAP6
QEP	QEP1	QEP1	QEP3	QEP3
	QEP2	QEP2	QEP4	QEP4
External Inputs	Direction	TDIRA	Direction	TDIRB
	External Clock	TCLKINA	External Clock	TCLKINB

event manager modules (EVA, EVB) (continued)




Figure 4. Event Manager A Block Diagram



general-purpose (GP) timers

There are two GP timers. The GP timer x (x = 1 or 2 for EVA; x = 3 or 4 for EVB) includes:

- A 16-bit timer, up-/down-counter, TxCNT, for reads or writes
- A 16-bit timer-compare register, TxCMPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-period register, TxPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-control register, TxCON, for reads or writes
- Selectable internal or external input clocks
- A programmable prescaler for internal or external clock inputs
- Control and interrupt logic, for four maskable interrupts: *underflow*, *overflow*, *timer compare*, and *period interrupts*
- A selectable direction input pin (TDIRx) (to count up or down when directional up-/down-count mode is selected)

The GP timers can be operated independently or synchronized with each other. The compare register associated with each GP timer can be used for compare function and PWM-waveform generation. There are three continuous modes of operations for each GP timer in up- or up/down-counting operations. Internal or external input clocks with programmable prescaler are used for each GP timer. GP timers also provide the time base for the other event-manager submodules: GP timer 1 for all the compares and PWM circuits, GP timer 2/1 for the capture units and the quadrature-pulse counting operations. Double-buffering of the period and compare registers allows programmable change of the timer (PWM) period and the compare/PWM pulse width as needed.

full-compare units

There are three full-compare units on each event manager. These compare units use GP timer1 as the time base and generate six outputs for compare and PWM-waveform generation using programmable deadband circuit. The state of each of the six outputs is configured independently. The compare registers of the compare units are double-buffered, allowing programmable change of the compare/PWM pulse widths as needed.

programmable deadband generator

The deadband generator circuit includes three 8-bit counters and an 8-bit compare register. Desired deadband values (from 0 to 16 μ s) can be programmed into the compare register for the outputs of the three compare units. The deadband generation can be enabled/disabled for each compare unit output individually. The deadband-generator circuit produces two outputs (with or without deadband zone) for each compare unit output signal. The output states of the deadband generator are configurable and changeable as needed by way of the double-buffered ACTR register.

PWM waveform generation

Up to eight PWM waveforms (outputs) can be generated simultaneously by each event manager: three independent pairs (six outputs) by the three full-compare units with *programmable deadbands*, and two independent PWMs by the GP-timer compares.

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

PWM characteristics

Characteristics of the PWMs are as follows:

- 16-bit registers
- Programmable deadband for the PWM output pairs, from 0 to 12 μs
- Minimum deadband width of 25 ns
- Change of the PWM carrier frequency for PWM frequency wobbling as needed
- Change of the PWM pulse widths within and after each PWM period as needed
- External-maskable power and drive-protection interrupts
- Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-space vector PWM waveforms
- Minimized CPU overhead using auto-reload of the compare and period registers
- The PWM pins are driven to a high-impedance state when the PDPINTx pin is driven low and after PDPINTx signal qualification. The PDPINTx pin (after qualification) is reflected in bit 8 of the COMCONx register.
 - PDPINTA pin status is reflected in bit 8 of COMCONA register.
 - PDPINTB pin status is reflected in bit 8 of COMCONB register.

capture unit

The capture unit provides a logging function for different events or transitions. The values of the selected GP timer counter is captured and stored in the two-level-deep FIFO stacks when selected transitions are detected on capture input pins, CAPx (x = 1, 2, or 3 for EVA; and x = 4, 5, or 6 for EVB). The capture unit consists of three capture circuits.

Capture units include the following features:

- One 16-bit capture control register, CAPCONx (R/W)
- One 16-bit capture FIFO status register, CAPFIFOx
- Selection of GP timer 1/2 (for EVA) or 3/4 (for EVB) as the time base
- Three 16-bit 2-level-deep FIFO stacks, one for each capture unit
- Three capture input pins (CAP1/2/3 for EVA, CAP4/5/6 for EVB)—one input pin per capture unit. [All inputs
 are synchronized with the device (CPU) clock. In order for a transition to be captured, the input must hold
 at its current level to meet two rising edges of the device clock. The input pins CAP1/2 and CAP4/5 can also
 be used as QEP inputs to the QEP circuit.]
- User-specified transition (rising edge, falling edge, or both edges) detection
- Three maskable interrupt flags, one for each capture unit

quadrature-encoder pulse (QEP) circuit

Two capture inputs (CAP1 and CAP2 for EVA; CAP4 and CAP5 for EVB) can be used to interface the on-chip QEP circuit with a quadrature encoder pulse. Full synchronization of these inputs is performed on-chip. Direction or leading-quadrature pulse sequence is detected, and GP timer 2/4 is incremented or decremented by the rising and falling edges of the two input signals (four times the frequency of either input pulse).



input qualifier circuitry

An input-qualifier circuitry qualifies the input signal to the CAP1–6, XINT1/2, ADCSOC and PDPINTA/B pins in the 240xA devices. (The I/O functions of these pins do not use the input-qualifier circuitry). The state of the internal input signal will change only after the pin is high/low for 6(12) clock edges. This ensures that a glitch smaller than 5(11) CLKOUT cycles wide will not change the internal pin input state. The user must hold the pin high/low for 6(12) cycles to ensure the device will see the level change. Bit 6 of the SCSR2 register controls whether 6 clock edges (bit 6 = 0) or 12 clock edges (bit 6 = 1) are used to block 5- or 11-cycle glitches. On the LC2402A, input qualification is for the CAP1, CAP2, CAP3, PDPINTA, and XINT2/ADCSOC pins.

enhanced analog-to-digital converter (ADC) module

A simplified functional block diagram of the ADC module is shown in Figure 5. The ADC module consists of a 10-bit ADC with a built-in sample-and-hold (S/H) circuit. Functions of the ADC module include:

- 10-bit ADC core with built-in S/H
- 16-channel, MUXed inputs
- Autosequencing capability provides up to 16 "autoconversions" in a single session. Each conversion can be programmed to select any 1 of 16 input channels
- Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer (i.e., two cascaded 8-state sequencers)
- Sixteen result registers (individually addressable) to store conversion values
 - The digital value of the input analog voltage is derived by:

Digital Value =
$$1023 \times \frac{\text{Input Analog Voltage} - V_{\text{REFLO}}}{V_{\text{REFLI}} - V_{\text{REFLO}}}$$

- Multiple triggers as sources for the start-of-conversion (SOC) sequence
 - S/W software immediate start
 - EVA Event manager A (multiple event sources within EVA)
 - EVB Event manager B (multiple event sources within EVB)
 - Ext External pin (ADCSOC)
- Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
- Sequencer can operate in "start/stop" mode, allowing multiple "time-sequenced triggers" to synchronize conversions
- EVA and EVB triggers can operate independently in dual-sequencer mode
- Sample-and-hold (S/H) acquisition time window has separate prescale control

NOTE: The calibration and self-test features are not present in 240xA devices.

enhanced analog-to-digital converter (ADC) module (continued)

The ADC module in the 240xA has been enhanced to provide flexible interface to event managers A and B. The ADC interface is built around a fast, 10-bit ADC module with a total minimum conversion time of 375 ns (S/H + conversion). The ADC module has 16 channels, configurable as two independent 8-channel modules to service event managers A and B. The two independent 8-channel modules can be cascaded to form a 16-channel module. Although there are multiple input channels and two sequencers, there is only one converter in the ADC module. Figure 5 shows the block diagram of the 240xA ADC module.

The two 8-channel modules have the capability to autosequence a series of conversions, each module has the choice of selecting any one of the respective eight channels available through an analog MUX. In the cascaded mode, the autosequencer functions as a single 16-channel sequencer. On each sequencer, once the conversion is complete, the selected channel value is stored in its respective RESULT register. Autosequencing allows the system to convert the same channel multiple times, allowing the user to perform oversampling algorithms. This gives increased resolution over traditional single-sampled conversion results.




Figure 5. Block Diagram of the 240xA ADC Module

To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent possible, traces leading to the ADCINn pins should not run in close proximity to the digital signal paths. This is to minimize switching noise on the digital lines from getting coupled to the ADC inputs. Furthermore, proper isolation techniques must be used to isolate the ADC module power pins (such as V_{CCA} , V_{REFHI} , and V_{SSA}) from the digital supply.



controller area network (CAN) module

The CAN module is a full-CAN controller designed as a 16-bit peripheral module and supports the following features:

- CAN specification 2.0B (active)
 - Standard data and remote frames
 - Extended data and remote frames
- Six mailboxes for objects of 0- to 8-byte data length
 - Two receive mailboxes, two transmit mailboxes
 - Two configurable transmit/receive mailboxes
- Local acceptance mask registers for mailboxes 0 and 1 and mailboxes 2 and 3
- Configurable standard or extended message identifier
- Programmable bit rate
- Programmable interrupt scheme
- Readable error counters
- Self-test mode
 - In this mode, the CAN module operates in a loop-back fashion, receiving its own transmitted message.

The CAN module is a 16-bit peripheral. The accesses are split into the control/status-registers accesses and the mailbox-RAM accesses.

CAN peripheral registers: The CPU can access the CAN peripheral registers only using 16-bit write accesses. The CAN peripheral always presents full 16-bit data to the CPU bus during read cycles.

controller area network (CAN) module (continued)

CAN controller architecture

Figure 6 shows the basic architecture of the CAN controller through this block diagram of the CAN Peripherals.




Figure 6. CAN Module Block Diagram

The mailboxes are situated in one 48-word x 16-bit RAM. It can be written to or read by the CPU or the CAN. The CAN write or read access, as well as the CPU read access, needs one clock cycle. The CPU write access needs two clock cycles. In these two clock cycles, the CAN performs a read-modify-write cycle and, therefore, inserts one wait state for the CPU.

Address bit 0 of the address bus used when accessing the RAM decides if the lower (0) or the higher (1) 16-bit word of the 32-bit word is taken. The RAM location is determined by the upper bits 5 to 1 of the address bus.

Table 8. 3.3-V CAN Transceivers for the 320Lx240xA DSPs

PART NUMBER	LOW-POWER MODE	INTEGRATED SLOPE CON- TROL	V _{ref} PIN	TA	MARKED AST
SN65HVD230QDRQ1	370 μA standby mode	Yes	Yes		230Q1
SN65HVD231QDRQ1	40 nA sleep mode	Yes	Yes	-40°C to 125°C	231Q1
SN65HVD232QDRQ1	No standby or sleep mode	No	No		232Q1

[†] This is the nomenclature printed on the device, since the footprint is too small to accommodate the entire part number.



CAN interrupt logic

There are two interrupt requests from the CAN module to the peripheral interrupt expansion (PIE) controller: the mailbox interrupt and the error interrupt. Both interrupts can assert either a high-priority request or a low-priority request to the CPU. Since CAN mailboxes can generate multiple interrupts, the software should read the CAN_IFR register for every interrupt and prioritize the interrupt service, or else, these multiple interrupts will not be recognized by the CPU and PIE hardware logic. Each interrupt routine should service all the interrupt bits that are set and clear them after service.

serial communications interface (SCI) module

The 240xA devices include a serial communications interface (SCI) module. The SCI module supports digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to over 65000 different speeds through a 16-bit baud-select register. Features of the SCI module include:

- Two external pins:
 - SCITXD: SCI transmit-output pin
 - SCIRXD: SCI receive-input pin

NOTE: Both pins can be used as GPIO if not used for SCI.

- Baud rate programmable to 64K different rates
 - Up to 2500 Kbps at 40-MHz CPUCLK
- Data-word format
 - One start bit
 - Data-word length programmable from one to eight bits
 - Optional even/odd/no parity bit
 - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
 - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
 - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ (non-return-to-zero) format
- Ten SCI module control registers located in the control register frame beginning at address 7050h

NOTE: All registers in this module are 8-bit registers that are connected to the 16-bit peripheral bus. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.



serial communications interface (SCI) module (continued)

Figure 7 shows the SCI module block diagram.




Figure 7. Serial Communications Interface (SCI) Module Block Diagram



serial peripheral interface (SPI) module

Some 240xA devices include the four-pin serial peripheral interface (SPI) module. The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications between the DSP controller and external peripherals or another processor. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multidevice communications are supported by the master/slave operation of the SPI.

The SPI module features include:

- Four external pins:
 - SPISOMI: SPI slave-output/master-input pin
 - SPISIMO: SPI slave-input/master-output pin
 - SPISTE: SPI slave transmit-enable pin
 - SPICLK: SPI serial-clock pin


NOTE: All four pins can be used as GPIO, if the SPI module is not used.

- Two operational modes: master and slave
- Baud rate: 125 different programmable rates/10 Mbps at 40-MHz CPUCLK
- Data word length: one to sixteen data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
 - Falling edge without phase delay: SPICLK active high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
 - Falling edge with phase delay: SPICLK active high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge without phase delay: SPICLK inactive low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge with phase delay: SPICLK inactive low. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
- Nine SPI module control registers: Located in control register frame beginning at address 7040h.

NOTE: All registers in this module are 16-bit registers that are connected to the 16-bit peripheral bus. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.

serial peripheral interface (SPI) module (continued)

Figure 8 is a block diagram of the SPI in slave mode.



NOTE A: The diagram is shown in the slave mode.

TMS320LF2407A, TMS320LF2406A, TMS320LF2403A, TMS320LF2402A DSP Controllers Silicon Errata (literature number SPRZ002)

Figure 8. Four-Pin Serial Peripheral Interface Module Block Diagram

[†] The SPISTE pin is driven low externally. Note that SW1, SW2, and SW3 are closed in this configuration. Refer to the following erratas for restrictions on using the SPISTE pin:

PLL-based clock module

The 240xA has an on-chip, PLL-based clock module. This module provides all the necessary clocking signals for the device, as well as control for low-power mode entry. The PLL has a 3-bit ratio control to select different CPU clock rates. See Figure 9 for the PLL Clock Module Block Diagram, Table 9 for clock rates, and Table 10 for the loop filter component values.

The PLL-based clock module provides two modes of operation:

- Crystal-operation
 This mode allows the use of an external crystal/resonator to provide the time base to the device.
- External clock source operation
 This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external clock source input on the XTAL1/CLKIN pin. In this case, an external oscillator clock is connected to the XTAL1/CLKIN pin.




Figure 9. PLL Clock Module Block Diagram

Table 9. PLL Clock Selection Through Bits (11-9) in SCSR1 Register

CLK PS2	CLK PS1	CLK PS0	CLKOUT
0	0	0	4×Fin
0	0	1	2×F _{in}
0	1	0	1.33 × F _{in}
0	1	1	1×F _{in}
1	0	0	$0.8 \times F_{in}$
1	0	1	0.66 × F _{in}
1	1	0	0.57 × F _{in}
1	1	1	0.5 × F _{in}

Default multiplication factor after reset is (1,1,1), i.e., $0.5 \times F_{in}$.

CAUTION:

The bootloader sets the PLL to x2 or x4 option. If the bootloader is used, the value of CLKIN used should not force CLKOUT to exceed the maximum rated device speed. See the "Boot ROM" section for more details.




external reference crystal clock option

The internal oscillator is enabled by connecting a crystal across the XTAL1/CLKIN and XTAL2 pins as shown in Figure 10a. The crystal should be in fundamental operation and parallel resonant, with an effective series resistance of 30 Ω -150 Ω and a maximum power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF.

external reference oscillator clock option

The internal oscillator is disabled by connecting a clock signal to XTAL1/CLKIN and leaving the XTAL2 input pin unconnected as shown in Figure 10b.



NOTE A: TI recommends that customers have the resonator/crystal vendor characterize the operation of their device with the DSP chip. The resonator/crystal vendor has the equipment and expertise to tune the tank circuit. The vendor can also advise the customer regarding the proper tank component values that will ensure start-up and stability over the entire operating range.

Figure 10. Recommended Crystal/Clock Connection

loop filter

The PLL module uses an external loop filter circuit for jitter minimization. The components for the loop filter circuit are R1, C1, and C2. The capacitors (C1 and C2) must be non-polarized. This loop filter circuit is connected between the PLLF and PLLF2 pins (see Figure 9). For examples of component values of R1, C1, and C2 at a specified oscillator frequency (XTAL1), see Table 10.

Table 10. Loop Filter Component Values With Damping Factor = 2.0

XTAL1/CLKIN FREQUENCY (MHz)	R1 (Ω) (\pm 5% TOLERANCE)	C1 (μF) (±20% TOLERANCE)	C2 (μF) (±20% TOLERANCE)
4	4.7	3.9	0.082
5	5.6	2.7	0.056
6	6.8	1.8	0.039
7	8.2	1.5	0.033
8	9.1	1	0.022
9	10	0.82	0.015
10	11	0.68	0.015
11	12	0.56	0.012
12	13	0.47	0.01
13	15	0.39	0.0082
14	15	0.33	0.0068
15	16	0.33	0.0068
16	18	0.27	0.0056
17	18	0.22	0.0047
18	20	0.22	0.0047
19	22	0.18	0.0039
20	24	0.15	0.0033



low-power modes

The 240xA has an IDLE instruction. When executed, the IDLE instruction stops the clocks to all circuits in the CPU, but the clock output from the CPU continues to run. With this instruction, the CPU clocks can be shut down to save power while the peripherals (clocked with CLKOUT) continue to run. The CPU exits the IDLE state if it is reset, or, if it receives an interrupt request.

clock domains

All 240xA-based devices have two clock domains:

- 1. CPU clock domain consists of the clock for most of the CPU logic
- 2. System clock domain consists of the peripheral clock (which is derived from CLKOUT of the CPU) and the clock for the interrupt logic in the CPU.

When the CPU goes into IDLE mode, the CPU clock domain is stopped while the system clock domain continues to run. This mode is also known as IDLE1 mode. The 240xA CPU also contains support for a second IDLE mode, IDLE2. By asserting IDLE2 to the 240xA CPU, both the CPU clock domain and the system clock domain are stopped, allowing further power savings. A third low-power mode, HALT mode, the deepest, is possible if the oscillator and WDCLK are also shut down when in IDLE2 mode.

Two control bits, LPM1 and LPM0, specify which of the three possible low-power modes is entered when the IDLE instruction is executed (see Table 11). These bits are located in the System Control and Status Register 1 (SCSR1), and they are described in the *TMS320LF/LC240xA DSP Controllers Reference Guide:* System and Peripherals (literature number SPRU357).

LOW-POWER MODE	LPMx BITS SCSR1 [13:12]	CPU CLOCK DOMAIN	SYSTEM CLOCK DOMAIN	WDCLK STATUS	PLL STATUS	OSC STATUS	FLASH POWER	EXIT CONDITION
CPU running normally	XX	On	On	On	On	On	On	_
IDLE1 – (LPM0)	00	Off	On	On	On	On	On	Peripheral Interrupt, External Interrupt, Reset, PDPINTA/B
IDLE2 – (LPM1)	01	Off	Off	On	On	On	On	Wakeup Interrupts, External Interrupt, Reset, PDPINTA/B
HALT – (LPM2) [PLL/OSC power down]	1X	Off	Off	Off	Off	Off	Off†	Reset, PDPINTA/B

Table 11. Low-Power Modes Summary

other power-down options

240xA devices have clock-enable bits to the following on-chip peripherals: ADC, SCI, SPI, CAN, EVB, and EVA. Clock to these peripherals are disabled after reset; thus, start-up power can be low for the device.

Depending on the application, these peripherals can be turned on/off to achieve low power.

Refer to the SCSR1 register for details on the peripheral clock enable bits.



[†] The Flash must be powered down by the user code prior to entering LPM2. For more details, see the TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals (literature number SPRU357).

digital I/O and shared pin functions

The 240xA has up to 41 general-purpose, bidirectional, digital I/O (GPIO) pins—most of which are shared between primary functions and I/O. Most I/O pins of the 240xA are shared with other functions. The digital I/O ports module provides a flexible method for controlling both dedicated I/O and shared pin functions. All I/O and shared pin functions are controlled using eight 16-bit registers. These registers are divided into two types:

- Output Control Registers used to control the multiplexer selection that chooses between the primary function of a pin or the general-purpose I/O function.
- Data and Control Registers used to control the data and data direction of bidirectional I/O pins.

description of shared I/O pins

The control structure for shared I/O pins is shown in Figure 11, where each pin has three bits that define its operation:

- MUX control bit this bit selects between the primary function (1) and I/O function (0) of the pin.
- I/O direction bit if the I/O function is selected for the pin (MUX control bit is set to 0), this bit determines whether the pin is an input (0) or an output (1).
- I/O data bit if the I/O function is selected for the pin (MUX control bit is set to 0) and the direction selected is an input, data is read from this bit; if the direction selected is an output, data is written to this bit.

The MUX control bit, I/O direction bit, and I/O data bit are in the I/O control registers.




Figure 11. Shared Pin Configuration

A summary of shared pin configurations and associated bits is shown in Table 12.



description of shared I/O pins (continued)

Table 12. Shared Pin Configurations[†]

PIN FUNCTION	SELECTED	MUX	MUX CONTROL	I/O P	ORT DATA AND DIR	ECTION [‡]
(MCRx.n = 1) Primary Function	(MCRX.N = 0) I/O	CONTROL REGISTER (name.bit #)	VALUE AT RESET (MCRx.n)	REGISTER	DATA BIT NO.§	DIR BIT NO.¶
				PORT A		
SCITXD	IOPA0	MCRA.0	0	PADATDIR	0	8
SCIRXD	IOPA1	MCRA.1	0	PADATDIR	1	9
XINT1	IOPA2	MCRA.2	0	PADATDIR	2	10
CAP1/QEP1	IOPA3	MCRA.3	0	PADATDIR	3	11
CAP2/QEP2	IOPA4	MCRA.4	0	PADATDIR	4	12
CAP3	IOPA5	MCRA.5	0	PADATDIR	5	13
PWM1	IOPA6	MCRA.6	0	PADATDIR	6	14
PWM2	IOPA7	MCRA.7	0	PADATDIR	7	15
				PORT B		
PWM3	IOPB0	MCRA.8	0	PBDATDIR	0	8
PWM4	IOPB1	MCRA.9	0	PBDATDIR	1	9
PWM5	IOPB2	MCRA.10	0	PBDATDIR	2	10
PWM6	IOPB3	MCRA.11	0	PBDATDIR	3	11
T1PWM/T1CMP	IOPB4	MCRA.12	0	PBDATDIR	4	12
T2PWM/T2CMP	IOPB5	MCRA.13	0	PBDATDIR	5	13
TDIRA	IOPB6	MCRA.14	0	PBDATDIR	6	14
TCLKINA	IOPB7	MCRA.15	0	PBDATDIR	7	15
				PORT C		
W/R#	IOPC0	MCRB.0	1	PCDATDIR	0	8
BIO	IOPC1	MCRB.1	1	PCDATDIR	1	9
SPISIMO	IOPC2	MCRB.2	0	PCDATDIR	2	10
SPISOMI	IOPC3	MCRB.3	0	PCDATDIR	3	11
SPICLK	IOPC4	MCRB.4	0	PCDATDIR	4	12
SPISTE	IOPC5	MCRB.5	0	PCDATDIR	5	13
CANTX	IOPC6	MCRB.6	0	PCDATDIR	6	14
CANRX	IOPC7	MCRB.7	0	PCDATDIR	7	15
				PORT D		
XINT2/ADCSOC	IOPD0	MCRB.8	0	PDDATDIR	0	8
EMU0	Reserved	MCRB.9	1	PDDATDIR	1	9
EMU1	Reserved	MCRB.10	1	PDDATDIR	2	10
TCK	Reserved	MCRB.11	1	PDDATDIR	3	11
TDI	Reserved	MCRB.12	1	PDDATDIR	4	12
TDO	Reserved	MCRB.13	1	PDDATDIR	5	13
TMS	Reserved	MCRB.14	1	PDDATDIR	6	14
TMS2	Reserved	MCRB.15	1	PDDATDIR	7	15

[†]Bold, italicized pin names indicate pin functions at reset.



[‡] Valid only if the I/O function is selected on the pin

[§] If the GPIO pin is configured as an output, these bits can be written to. If the pin is configured as an input, these bits are read from.

[¶] If the DIR bit is 0, the GPIO pin functions as an input. For a value of 1, the pin is configured as an output.

 $^{^{\#}}$ At reset, all LF240xA devices come up with the W/ \overline{R} /IOPC0 pin in W/ \overline{R} mode.

Note that bits 15 through 9 of the MCRB register **must** be written as 1 only. Writing a 0 to any of these bits will cause unpredictable operation of the device.

description of shared I/O pins (continued)

Table 12. Shared Pin Configurations[†] (Continued)

PIN FUNCTION S	ELECTED	MUX	MUX CONTROL	I/O PORT DATA AND DIRECTION‡		ECTION [‡]
(MCRx.n = 1) Primary Function	(MCRX.N = 0) I/O	CONTROL REGISTER (name.bit #)	VALUE AT RESET (MCRx.n)	REGISTER	DATA BIT NO.§	DIR BIT NO.¶
				PORT E		
CLKOUT	IOPE0	MCRC.0	1	PEDATDIR	0	8
PWM7	IOPE1	MCRC.1	0	PEDATDIR	1	9
PWM8	IOPE2	MCRC.2	0	PEDATDIR	2	10
PWM9	IOPE3	MCRC.3	0	PEDATDIR	3	11
PWM10	IOPE4	MCRC.4	0	PEDATDIR	4	12
PWM11	IOPE5	MCRC.5	0	PEDATDIR	5	13
PWM12	IOPE6	MCRC.6	0	PEDATDIR	6	14
CAP4/QEP3	IOPE7	MCRC.7	0	PEDATDIR	7	15
				PORT F		
CAP5/QEP4	IOPF0	MCRC.8	0	PFDATDIR	0	8
CAP6	IOPF1	MCRC.9	0	PFDATDIR	1	9
T3PWM/T3CMP	IOPF2	MCRC.10	0	PFDATDIR	2	10
T4PWM/T4CMP	IOPF3	MCRC.11	0	PFDATDIR	3	11
TDIRB	IOPF4	MCRC.12	0	PFDATDIR	4	12
TCLKINB	IOPF5	MCRC.13	0	PFDATDIR	5	13

[†] Bold, italicized pin names indicate pin functions at reset.

digital I/O control registers

Table 13 lists the registers available in the digital I/O module. As with other 240xA peripherals, these registers are memory-mapped to the data space.

Table 13. Addresses of Digital I/O Control Registers

ADDRESS	REGISTER	NAME
7090h	MCRA	I/O MUX control register A
7092h	MCRB	I/O mux control register B
7094h	MCRC	I/O mux control register C
7095h	PEDATDIR	I/O port E data and direction register
7096h	PFDATDIR	I/O port F data and direction register
7098h	PADATDIR	I/O port A data and direction register
709Ah	PBDATDIR	I/O port B data and direction register
709Ch	PCDATDIR	I/O port C data and direction register
709Eh	PDDATDIR	I/O port D data and direction register



[‡] Valid only if the I/O function is selected on the pin

[§] If the GPIO pin is configured as an output, these bits can be written to. If the pin is configured as an input, these bits are read from.

[¶] If the DIR bit is 0, the $\check{\mathsf{GPIO}}$ pin functions as an input. For a value of 1, the pin is configured as an output.

[#]At reset, all LF240xA devices come up with the W/R/IOPC0 pin in W/R mode.

Note that bits 15 through 9 of the MCRB register **must** be written as 1 only. Writing a 0 to any of these bits will cause unpredictable operation of the device.

external memory interface (LF2407A)

The LF2407A can address up to $64K \times 16$ words of memory (or registers) in each of the program, data, and I/O spaces. On-chip memory, when enabled, occupies some of this off-chip range.

The CPU of the LF2407A schedules a program fetch, data read, and data write on the same machine cycle. This is because from on-chip memory, the CPU can execute all three of these operations in the same cycle. However, the external interface multiplexes the internal buses to one address bus and one data bus. The external interface sequences these operations to complete first the data write, then the data read, and finally the program read.

The LF2407A supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thereby maximizing system throughput. The full 16-bit address and data buses, along with the \overline{PS} , \overline{DS} , and \overline{IS} space-select signals, allow addressing of 64K 16-bit words in program, data, and I/O space. Since on-chip peripheral registers occupy positions of data-memory space (7000–7FFF), the externally addressable data-memory space is 32K 16-bit words (8000–FFFF). Note that the global memory space of the C2xx core is not used for 240xA DSP devices. Therefore, the global memory allocation register (GREG) is reserved for all these devices.

Input/output (I/O) design is simplified by having I/O space treated the same way as memory. I/O devices are accessed in the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices.

The LF2407A external parallel interface provides various control signals to facilitate interfacing to the device. The R/ \overline{W} output signal is provided to indicate whether the current cycle is a read or a write. The \overline{STRB} output signal provides a timing reference for all external cycles. For convenience, the device also provides the \overline{RD} and the \overline{WE} output signals, which indicate a read cycle and a write cycle, respectively, along with timing information for those cycles. The availability of these signals minimizes external gating necessary for interfacing external devices to the LF2407A.

The 2407A provides \overline{RD} and W/\overline{R} signals to help the zero-wait-state external memory interface. At higher CLKOUT speeds, \overline{RD} may not meet the slow memory device's timing. In such instances, the W/\overline{R} signal could be used as an alternative signal with some tradeoffs. See the timings for details.

The LF2407A supports zero-wait-state reads on the external interface. However, to avoid bus conflicts, writes take two cycles. This allows the LF2407A to buffer the transition of the data bus from input to output (or from output to input) by a half cycle. In most systems, the LF2407A ratio of reads to writes is significantly large to minimize the overhead of the extra cycle on writes.

wait-state generation

Wait-state generation is incorporated in the LF2407A without any external hardware for interfacing the LF2407A with slower off-chip memory and I/O devices. Adding wait states lengthens the time the CPU waits for external memory or an external I/O port to respond when the CPU reads from or writes to that external memory or I/O port. Specifically, the CPU waits one extra cycle (one CLKOUT cycle) for every wait state. The wait states operate on CLKOUT cycle boundaries.

To avoid bus conflicts, writes from the LF2407A always take at least two CLKOUT cycles. The LF2407A offers two options for generating wait states:

- READY Signal. With the READY signal, you can externally generate any number of wait states. The READY pin has no effect on accesses to internal memory.
- On-Chip Wait-State Generator. With this generator, you can generate zero to seven wait states.



SGUS036B - JULY 2003 - REVISED OCTOBER 2003

generating wait states with the READY signal

When the READY signal is low, the LF2407A waits one CLKOUT cycle and then checks READY again. The LF2407A does not continue executing until the READY signal is driven high; therefore, if the READY signal is not used, it should be pulled high.

The READY pin can be used to generate any number of wait states. However, when the LF2407A operates at full speed, it may not respond fast enough to provide a READY-based wait state for the first cycle. For extended wait states using external READY logic, the on-chip wait-state generator should be programmed to generate at least one wait state.

generating wait states with the LF2407A on-chip software wait-state generator

The software wait-state generator can be programmed to generate zero to seven wait states for a given off-chip memory space (program, data, or I/O), regardless of the state of the READY signal. These zero to seven wait states are controlled by the wait-state generator register (WSGR) (I/O FFFFh). For more detailed information on the WSGR and associated bit functions, refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide:* System and Peripherals (literature number SPRU357).

watchdog (WD) timer module

The 240xA devices include a watchdog (WD) timer module. The WD function of this module monitors software and hardware operation by generating a system reset if it is not periodically serviced by software by having the correct key written. The WD timer operates independently of the CPU. It does not need any CPU initialization to function. When a system reset occurs, the WD timer defaults to the fastest WD timer rate available (WDCLK signal = CLKOUT/512). As soon as reset is released internally, the CPU starts executing code, and the WD timer begins incrementing. This means that, to avoid a premature reset, WD setup should occur early in the power-up sequence. See Figure 12 for a block diagram of the WD module. The WD module features include the following:

WD Timer

- Seven different WD overflow rates
- A WD-reset key (WDKEY) register that clears the WD counter when a correct value is written, and generates a system reset if an incorrect value is written to the register
- WD check bits that initiate a system reset if an incorrect value is written to the WD control register (WDCR)
- Automatic activation of the WD timer, once system reset is released
 - Three WD control registers located in control register frame beginning at address 7020h.


NOTE: All registers in this module are 8-bit registers. When a register is accessed, the register data is in the lower byte, the upper byte is read as zeros. Writing to the upper byte has no effect.

Figure 12 shows the WD block diagram. Table 14 shows the different WD overflow (time-out) selections.

The watchdog can be disabled in software by writing '1' to bit 6 of the WDCR register (WDCR.6) while bit 5 of the SCSR2 register (SCSR2.5) is 1. If SCSR2.5 is 0, the watchdog will not be disabled. SCSR2.5 is equivalent to the WDDIS pin of the F243/241 devices.



watchdog (WD) timer module (continued)



[†] Writing to bits WDCR.5–3 with anything but the correct pattern (101) generates a system reset.

Figure 12. Block Diagram of the WD Module

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

watchdog (WD) timer module (continued)

Table 14. WD Overflow (Time-out) Selections

1	WD PRESCALE SELECT BITS		WDCLK DIVIDER	WATCHDOG CLOCK RATE [†]	
WDPS2	WDPS1	WDPS0		FREQUENCY (Hz)	
0	0	X‡	1	WDCLK/1	
0	1	0	2	WDCLK/2	
0	1	1	4	WDCLK/4	
1	0	0	8	WDCLK/8	
1	0	1	16	WDCLK/16	
1	1	0	32	WDCLK/32	
1	1	1	64	WDCLK/64	

[†]WDCLK = CLKOUT/512

 $[\]ddagger$ X = Don't care

development support

Texas Instruments (TI) offers an extensive line of development tools for the 240xA generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 240xA-based applications:

Software Development Tools:

Assembler/linker Simulator Optimizing ANSI C compiler Application algorithms C/Assembly debugger and code profiler

Hardware Development Tools:

Emulator XDS510[™] (supports x24x multiprocessor system debug) TMS320LF2407 EVM (Evaluation module for 2407 DSP)

See Table 15 and Table 16 for complete listings of development support tools for the 240xA. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Table 15. Development Support Tools

DEVELOPMENT TOOL	PLATFORM	PART NUMBER			
Softv	vare – Code Generation Tools	•			
Assembler/Linker	PC™, Windows™ 95	TMDS3242850-02			
C Compiler/Assembler/Linker	PC, Windows 95	TMDS3242855-02			
Softv	vare – Emulation Debug Tools	•			
LF2407 eZdsp™	PC	TMDS3P761119			
Code Composer 4.12, Code Generation 7.0	PC	TMDS324012xx			
Hardware – Emulation Debug Tools					
XDS510XL™ Board (ISA card), w/JTAG cable	PC	TMDS00510			
XDS510PP™ Pod (Parallel Port) w/JTAG cable	PC	TMDS00510PP			

PC is a trademark of International Business Machines Corp. Windows is a registered trademark of Microsoft Corporation. eZdsp is a trademark of Spectrum Digital, Inc. XDS510XL and XDS510PP are trademarks of Texas Instruments.



SGUS036B - JULY 2003 - REVISED OCTOBER 2003

development support (continued)

Table 16. TMS320x24x-Specific Development Tools

DEVELOPMENT TOOL	PLATFORM	PART NUMBER			
Hardware – Evaluation/Starter Kits					
TMS320LF2407A EVM	PC, Windows 95, Windows™ 98	TMDX3P701016			

The LF2407 Evaluation Module (EVM) provide designers of motor and motion control applications with a complete and cost-effective way to take their designs from concept to production. These tools offer both a hardware and software development environment and include:

- Flash-based LF240xA evaluation board
- Code Generation Tools
- Assembler/Linker
- C Compiler
- Source code debugger
- C24x[™] Debugger
- Code Composer IDE
- XDS510PP™ JTAG-based emulator
- Sample applications code
- Universal 5-V DC power supply
- Documentation and cables

device and development support tool nomenclature

To designate the stages in the product development cycle, Texas Instruments assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

Support tool development evolutionary flow:

TMDX Development support product that has not completed TI's internal qualification testing

TMDS Fully qualified development support product

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."


TMS devices and TMDS development support tools have been fully characterized, and the quality and reliability of the device have been fully demonstrated. Tl's standard warranty applies.



device and development support tool nomenclature (continued)

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PAG, PG, PGE, and PZ) and temperature range (for example, A). Figure 13 provides a legend for reading the complete device name for any TMS320x240xA family member. Refer to the timing section for specific options that are available on 240xA devices.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.



†LQFP = Low-Profile Quad Flatpack

Figure 13. TMS320x240xA Device Nomenclature

documentation support

Extensive documentation supports all of the TMS320TM DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's guides for all devices and development support tools; and hardware and software applications. Useful reference documentation includes:

User Guides

- TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals (literature number SPRU357)
- Manual Update Sheet for TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals (SPRU357B) [literature number SPRZ015]
- TMS320C240 DSP Controllers CPU, System, and Instruction Set Reference Guide (literature number SPRU160)

Data Sheets

- TMS320LF2407A, TMS320LF2406A, TMS320LF2403A, TMS320LF2402A, TMS320LC2406A, TMS320LC2404A, TMS320LC2402A DSP Controllers (literature number SPRS145)
- TMS320LF2407, TMS320LF2406, TMS320LF2402 DSP Controllers (literature number SPRS094)
- TMS320LF2401A DSP Controller (literature number SPRS161)

Application Reports

3.3V DSP for Digital Motor Control (literature number SPRA550)

To receive copies of TMS320™ DSP literature, contact the Literature Response Center at 800-477-8924.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320TM DSP newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320TM DSP customers on product information.

Updated information on the TMS320™ DSP controllers can be found on the worldwide web at: http://www.ti.com.

To send comments regarding this TMS320x240xA data sheet (literature number SPRS145), use the *comments@books.sc.ti.com* email address, which is a repository for feedback. For questions and support, contact the Product Information Center listed at the http://www.ti.com/sc/docs/pic/home.htm site.



LF240xA ELECTRICAL SPECIFICATIONS DATA

absolute maximum ratings over operating case temperature ranges (unless otherwise noted)

Supply voltage range, V _{DD} , PLLV _{CCA} , V _{DDO} , and V _{CCA} (see Note 1)
V _{CCP} range – 0.3 V to 5.5 V
Input voltage range, V _{IN} – 0.3 V to 4.6 V
Output voltage range, V _O – 0.3 V to 4.6 V
Input clamp current, I_{IK} ($V_{IN} < 0$ or $V_{IN} > V_{CC}$) ± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) \pm 20 mA
Operating case temperature ranges, T _C : M version (see Notes 2 and 3) – 55°C to 125°C
Junction temperature range, T _J (see Note 3) – 55°C to 130°C
Storage temperature range, T _{stg} (see Note 2) – 65°C to 150°C

[†] Clamp current stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to VSS.
 - 2. Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.
 - 3. See the next section on device operating life for important information on temperature ranges.

device operating life

125°C case operating temperature denotes maximum test temperature only. Impact on estimated product life from continuous operation of this device at elevated temperatures are shown in Figure 14.

Bond (package) life is based on time-to-first failure due to intermetallic formation. After the first failure is encountered, the failure rate approaches 100% in a very short time (a matter of months) due to the nature of the failure mechanism.

Since the bond intermetallic life is a function of package components and temperature only, the 150°C point is included to indicate the effect of extended high temperature storage.

Electromigration life is based on a FR50 of 50 FITS with an activation energy of 0.75 eV and follows a standard wear-out curve.






Figure 14. Graphical Display of Impact From Elevated Temperature

recommended operating conditions‡§

				MIN	NOM	MAX	UNIT
VDD/VDDO	Supply voltage		$V_{DDO} = V_{DD} \pm 0.3 V$	3	3.3	3.6	V
VSS	Supply ground			0	0	0	V
PLLVCCA	PLL supply voltage			3	3.3	3.6	V
V _{CCA} ¶	ADC supply voltage			3	3.3	3.6	V
VCCP	Flash programming supply voltage			4.75	5	5.25	V
fCLKOUT	Device clock frequency (system clock	c)		2		40	MHz
			XTAL1/CLKIN	2.2		V _{DD} + 0.3	V
V _{IH} #	High-level input voltage		RS	2.3		V _{DD} + 0.3	V
			All other inputs	4.75 5 5.25	V		
			D[15:0]			0.6	V
VIL	Low-level input voltage		TCK			0.5	V
			All other inputs			0.8	V
			Output pins Group 1			-2	mA
IOH	High-level output source current, VOH	H = 2.4 V	Output pins Group 2			- 4	mA
			Output pins Group 3			- 8	mA
			Output pins Group 1			2	mA
lOL	Low-level output sink current, V _{OL} = V	V _{OL} MAX	Output pins Group 2			4	mA
	_		Output pins Group 3			8	mA
T _C	Case temperature	M version		-55		125	°C
TJ	Junction temperature			-40	25	130	°C
Nf	Flash endurance for the array (Write/ecycles)	erase	-40°C to 85°C		10K		cycles

[‡]Refer to the mechanical data package page for thermal resistance values, Θ_{JA} (junction-to-ambient) and Θ_{JC} (junction-to-case).

PWM1_PWM6, T1PWM, T2PWM, CAP1_CAP6, TCLKINA, IOPF6, IOPC1, TCK, TDI, TMS, XF, A0-A15 PS/DS/IS, RD, W/R, STRB, R/W, VIS_OE, D0-D15, T3PWM, T4PWM, PWM7-PWM12, CANTX, CANRX, SPICLK, Group 2:

SPISOMI, SPISIMO, SPISTE, EMU0, EMU1, TDO, TMS2

TDIRA, TDIRB, SCIRXD, SCITXD, XINT1, XINT2, CLKOUT, TCLKINB



[§] The drive strength of the EVA PWM pins and the EVB PWM pins are not identical.

 $[\]P$ V_{CCA} should not differ from V_{DD} by more than 0.3 V. # The input buffers used in 240x/240xA are **not** 5-V compatible.

^{||} Primary signals and their groupings:

electrical characteristics over recommended operating case temperature ranges (unless otherwise noted)

PARAMETER TEST CONDITION			TIONS	MIN	TYP	MAX	UNIT
V		$V_{DD} = 3.0 \text{ V}, I_{OH} = I_{OH}MAX$	All outputs	2.4		V_{DDO}	V
VOH	High-level output voltage	All outputs at 50 μA		V _{DDO} - 0.2			V
VoL	Low-level output voltage	I _{OL} = I _{OL} MAX	A[15:0], CLKOUT, PWM1-PWM12, SCIRXD, SCITXD, SPISIMO, SPISOMI, T1PWM, T2PWM, TCLKINA, W/R, XINT1, XINT2			0.7	V
			All other outputs			0.4	
	Leavet accomment (leave leave)	V 00VV 0V	With pullup	-9	-16	-40	•
¹IL	Input current (low level)	$V_{DD} = 3.3 \text{ V}, V_{IN} = 0 \text{ V}$	With pulldown			±2	μА
	Leavet account (h'ala lacca)	V 00VV V	With pullup			±2	•
lН	Input current (high level)	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{DD}$	With pulldown	9	16	40	μΑ
loz	Output current, high-impedance state (off-state)	$V_O = V_{DD}$ or 0 V				±2	μΑ
Ci	Input capacitance				2		pF
Co	Output capacitance				3	_	pF

current consumption by power-supply pins over recommended operating case temperature ranges at 40-MHz CLOCKOUT

•	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DD} †	Operational Current	A test code running in B0 RAM does the following: Enables clock to all peripherals. Toggles all PWM outputs at 20 kHz. Performs a continuous conversion of all ADC channels. An infinite loop which transmits a character out of SCI and executes MACD instructions. NOTE: All I/O pins are floating.		95	120	mA
ICCA	ADC module current			10	20	mA

[†] IDD is the current flowing into the VDD, VDDO, and PLLVCCA pins.

current consumption by power-supply pins over recommended operating case temperature ranges during low-power modes at 40-MHz CLOCKOUT (320LF2407A)

	PARAMETER	MODE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DD} †	Operational Current	LDMO	Clock to all peripherals is enabled.		70	80	mA
ICCA	ADC module current	LPM0	No I/O pins are switching.		10	20	mA
I _{DD} †	Operational Current	LPM1	Clock to all peripherals is disabled. No I/O pins are switching.		35	70	mA
ICCA	ADC module current	LPIVII			2	10	μΑ
I _{DD} †	Operational Current	LPM2	Clock to all peripherals is disabled. Flash is powered down. Input clock is disabled.‡		200	400	μΑ
ICCA	ADC module current	LI IVIZ			2	10	μΑ

[†] IDD is the current flowing into the VDD, VDDO, and PLLVCCA pins.



[‡] If a quartz crystal or ceramic resonator is used as the clock source, the LPM2 mode shuts down the internal oscillator.

current consumption graphs




Figure 15. LF2407A Typical Current Consumption (With Peripheral Clocks Enabled)

reducing current consumption

240x DSPs incorporate a unique method to reduce the device current consumption. A reduction in current consumption can be achieved by turning off the clock to any peripheral module which is not used in a given application. Table 17 indicates the typical reduction in current consumption achieved by turning off the clocks to various peripherals. Refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357) for further information on how to turn off the clock to the peripherals.

Table 17. Typical Current Consumption by Various Peripherals (at 40 MHz)

PERIPHERAL MODULE	CURRENT REDUCTION (mA)
CAN	8.4
EVA	6.1
EVB	6.1
ADC	3.7†
SCI	1.9
SPI	1.3

[†] This number represents the current drawn by the digital portion of the ADC module. Turning off the clock to the ADC module results in the elimination of the current drawn by the analog portion of the ADC (I_{CCA}) as well.

PARAMETER MEASUREMENT INFORMATION




Figure 16. Test Load Circuit

signal transition levels

The data in this section is shown for the 3.3-V version. Note that some of the signals use different reference voltages, see the recommended operating conditions table. Output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.8 V.

Figure 17 shows output levels.




Figure 17. Output Levels

Output transition times are specified as follows:

- For a *high-to-low transition*, the level at which the output is said to be no longer high is below 80% of the total voltage range and lower and the level at which the output is said to be low is 20% of the total voltage range and lower.
- For a low-to-high transition, the level at which the output is said to be no longer low is 20% of the total voltage range and higher and the level at which the output is said to be high is 80% of the total voltage range and higher.

Figure 18 shows the input levels.




Figure 18. Input Levels

Input transition times are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 90% of the total voltage range and lower and the level at which the input is said to be low is 10% of the total voltage range and lower.
- For a *low-to-high transition* on an input signal, the level at which the input is said to be no longer low is 10% of the total voltage range and higher and the level at which the input is said to be high is 90% of the total voltage range and higher.



PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols used are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Α	A[15:0]	MS	Memory strobe pins IS, DS, or PS
CI	XTAL1/CLKIN	R	READY
CO	CLKOUT	RD	Read cycle or RD
D	D[15:0]	RS	RESET pin RS
INT	XINT1, XINT2	W	Write cycle or WE
Lowercase	subscripts and their meanings:	Letters and	symbols and their meanings:
а	access time	Н	High
С	cycle time (period)	L	Low
d	delay time	V	Valid
f	fall time	Χ	Unknown, changing, or don't care level
h	hold time	Z	High impedance
r	rise time		
su	setup time		
t	transition time		
V	valid time		

general notes on timing parameters

pulse duration (width)

All output signals from the 240xA devices (including CLKOUT) are derived from an internal clock such that all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.

The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles. For actual cycle examples, refer to the appropriate cycle description section of this data sheet.

external reference crystal/clock with PLL circuit enabled

timings with the PLL circuit enabled

PARAMETER			MIN	MAX	UNIT
		Resonator	4	13	
f _X	f _x Input clock frequency†	Crystal	4	20	MHz
		CLKIN	4	20	

[†] Input frequency should be adjusted (CLK PS bits in SCSR1 register) such that CLKOUT = 40 MHz maximum, 4 MHz minimum.

switching characteristics over recommended operating conditions [H = 0.5 $t_{c(CO)}$] (see Figure 19)

	PARAMETER	PLL MODE	MIN	TYP	MAX	UNIT
t _C (CO)	Cycle time, CLKOUT	×4 mode†	25			ns
t _f (CO)	Fall time, CLKOUT			4		ns
t _{r(CO)}	Rise time, CLKOUT			4		ns
tw(COL)	Pulse duration, CLKOUT low		H-3	Н	H+3	ns
tw(COH)	Pulse duration, CLKOUT high		H –3	Н	H+3	ns
t _t	Transition time, PLL synchronized after RS pin high				4096t _{C(CI)}	ns

[†] Input frequency should be adjusted (CLK PS bits in SCSR1 register) such that CLKOUT = 40 MHz maximum, 4 MHz minimum.

timing requirements (see Figure 19)

		MIN	MAX	UNIT
t _C (CI)	Cycle time, XTAL1/CLKIN		250	ns
t _f (CI)	Fall time, XTAL1/CLKIN		5	ns
t _{r(CI)}	Rise time, XTAL1/CLKIN		5	ns
tw(CIL)	Pulse duration, XTAL1/CLKIN low as a percentage of t _{C(Cl)}	40	60	%
tw(CIH)	Pulse duration, XTAL1/CLKIN high as a percentage of t _{C(CI)}	40	60	%





Figure 19. CLKIN-to-CLKOUT Timing with PLL and External Clock in ×4 Mode

RS timings

timing requirements for a reset [H = $0.5t_{C(CO)}$] (see Figure 20 and Figure 21)

		MIN	NOM MAX	UNIT
tw(RSL)	Pulse duration, stable CLKIN to RS high	8t _C (CI)		cycles
tw(RSL2)	Pulse duration, RS low	8t _C (CI)		cycles
tp	PLL lock-up time		4096t _{C(CI)}	ns
^t d(EX)	Delay time, reset vector executed after PLL lock time		36H	ns




[†] XTAL1 refers to internal oscillator clock if on-chip oscillator is used.

Figure 20. Power-on Reset

[‡]toscsT is the oscillator start-up time, which is dependent on crystal/resonator and board design.

RS timings (continued)



[†] XTAL1 refers to internal oscillator clock if on-chip oscillator is used.


Figure 21. Warm Reset

RS timings (continued)

switching characteristics over recommended operating conditions for a reset [H = $0.5t_{\rm c(CO)}$] (see Figure 22)

	PARAMETER	MIN	MAX	UNIT
tw(RSL1)	Pulse duration, RS low [†]	128t _{C(CI)}		ns
^t d(EX)	Delay time, reset vector executed after PLL lock time	36H		ns
tp	PLL lock time (input cycles)	409	6t _C (CI)	ns

[†] The parameter $t_{W(RSL1)}$ refers to the time \overline{RS} is an output.




[†] XTAL1 refers to internal oscillator clock if on-chip oscillator is used.

Figure 22. Watchdog Initiated Reset

low-power mode timings


switching characteristics over recommended operating conditions $[H=0.5t_{C(CO)}]$ (see Figure 23, Figure 24, and Figure 25)

PARAMETER		LOW-POWER MODI	ES	MIN TYP MA	Х	UNIT	
	Delay time, CLKOUT switching to	IDLE1	LPM0	$12 \times t_{C(CO)}$			
^t d(WAKE-A)	program execution resume	IDLE2	LPM1	15 × t _C (CO)		ns	
td(IDLE-COH)	Delay time, Idle instruction executed to CLKOUT high	IDLE2	LPM1	^{4t} c(CO)		ns	
^t d(WAKE-OSC)	Delay time, wakeup interrupt asserted to oscillator running	HALT	LPM2	LPM2	OSC start-up and PLL lock time		ms
td(IDLE-OSC)	Delay time, Idle instruction executed to oscillator power off	{PLL/OSC power down}		^{4t} c(CO)		ns	
t _{d(EX)} Delay time, reset vector executed after RS high			36H		ns		




[†]WAKE INT can be any valid interrupt or RESET.

Figure 23. IDLE1 Entry and Exit Timing - LPM0



[†] WAKE INT can be any valid interrupt or RESET.

Figure 24. IDLE2 Entry and Exit Timing - LPM1





LPM2 wakeup timings

switching characteristics over recommended operating conditions (see Figure 26)


	MIN	MAX	UNIT	
td(PDP-PWM)HZ	Delay time, PDPINTx low to PWM high-impedance state		12†	ns
t _d (INT)	Delay time, INT low/high to interrupt-vector fetch	10t _C (CO)		ns

[†] Not verified; for informational purposes only.

timing requirements (see Figure 26)

			MIN	MAX	UNIT
	Pulse duration. PDPINTx input low	if bit 6 of SCSR2 = 0	6t _C (CO)		
tw(PDP-WAKE)+		if bit 6 of SCSR2 = 1	12t _C (CO)		ns
tp	PLL lock-up time			4096t _{C(CI)}	ns

[‡]This is different from 240x devices.



[†]tosc is the oscillator start-up time.

Figure 26. LPM2 Wakeup Using PDPINTx

[‡] CLKOUT frequency after LPM2 wakeup will be the same as that upon entering LPM2 (x4 shown as an example).

[§] PDPINTx interrupt vector, if PDPINTx interrupt is enabled.

[¶] If PDPINTx interrupt is disabled.

XF, BIO, and MP/MC timings

switching characteristics over recommended operating conditions (see Figure 27)

	PARAMETER	MIN	MAX	UNIT
t _{d(XF)}	Delay time, CLKOUT high to XF high/low	-7	7	ns

timing requirements (see Figure 27)

		MIN	MAX	UNIT
t _{su(BIO)CO}	Setup time, BIO or MP/MC low before CLKOUT low	12†		ns
th(BIO)CO	Hold time, BIO or MP/MC low after CLKOUT low	22		ns

[†] Not verified; for informational purposes only.




Figure 27. XF and $\overline{\text{BIO}}$ Timing

TIMING EVENT MANAGER INTERFACE

PWM timings

PWM refers to all PWM outputs on EVA and EVB.

switching characteristics over recommended operating conditions for PWM timing $[H = 0.5t_{C(CO)}]$ (see Figure 28)

	PARAMETER	MIN	MAX	UNIT
t _{w(PWM)} †	Pulse duration, PWMx output high/low	2H-2		ns
td(PWM)CO	Delay time, CLKOUT low to PWMx output switching		18	ns

[†] PWM outputs may be 100%, 0%, or increments of t_C(CO) with respect to the PWM period.

timing requirements[‡] [H = $0.5t_{C(CO)}$] (see Figure 29)

		MIN	MAX	UNIT
tw(TMRDIR)	Pulse duration, TMRDIR low/high	4H+5		ns
tw(TMRCLK)	Pulse duration, TMRCLK low as a percentage of TMRCLK cycle time	40	60	%
twh(TMRCLK)	Pulse duration, TMRCLK high as a percentage of TMRCLK cycle time	40	60	%
t _c (TMRCLK)	Cycle time, TMRCLK	$4 \times t_{C(CO)}$		ns

[‡] Parameter TMRDIR is equal to the pin TDIRx, and parameter TMRCLK is equal to the pin TCLKINx.





Figure 28. PWM Output Timing



[†] Parameter TMRDIR is equal to the pin TDIRx.

Figure 29. TMRDIR Timing

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

capture and QEP timings

CAP refers to all QEP and capture input pins.

timing requirements (see Figure 30)

			MIN	MAX	UNIT
tw(CAP)†	Pulse duration, CAPx input low/high	if bit 6 of SCSR2 = 0	6t _C (CO)		20
		if bit 6 of SCSR2 = 1	12t _{c(CO)}		ns

[†] This is different from 240x devices.




Figure 30. Capture Input and QEP Timing

interrupt timings

INT refers to XINT1 and XINT2. PDP refers to PDPINTx.

switching characteristics over recommended operating conditions (see Figure 31)


	PARAMETER	MIN	MAX	UNIT
td(PDP-PWM)HZ	Delay time, PDPINTx low to PWM high-impedance state		12†	ns
^t d(INT)	Delay time, INT low/high to interrupt-vector fetch	10t _C (CO)		ns

[†] Not verified; for informational purposes only.

timing requirements (see Figure 31)

			MIN MAX	UNIT
t	Dulce duration INIT input low/high	if bit 6 of SCSR2 = 0	6t _C (CO)	
tw(INT) [‡]	Pulse duration, INT input low/high	if bit 6 of SCSR2 = 1	12t _C (CO)	ns
4 ()†	‡ Pulse duration, PDPINTx input low	if bit 6 of SCSR2 = 0	6t _C (CO)	
tw(PDP)+		if bit 6 of SCSR2 = 1	12t _C (CO)	ns

[‡] This is different from 240x devices.



[†] PWM refers to **all** the PWM pins in the device (i.e., PWMn and TnPWM pins). The state of the PWM pins after PDPINTx is taken high depends on the state of the FCOMPOE bit.

Figure 31. External Interrupts Timing

general-purpose input/output timings

switching characteristics over recommended operating conditions (see Figure 32)

	PARAMETER		MIN	MAX	UNIT
td(GPO)CO	Delay time, CLKOUT low to GPIO low/high	All GPIOs		9	ns
tr(GPO)	Rise time, GPIO switching low to high	All GPIOs		8	ns
t _f (GPO)	Fall time, GPIO switching high to low	All GPIOs		6	ns

timing requirements $[H = 0.5t_{C(CO)}]$ (see Figure 33)

		MIN	MAX	UNIT	l
tw(GPI)	Pulse duration, GPI high/low	2H+15		ns	l




Figure 32. General-Purpose Output Timing




Figure 33. General-Purpose Input Timing

SPI MASTER MODE TIMING PARAMETERS

SPI master mode timing information is listed in the following tables.

SPI master mode external timing parameters (clock phase = 0)^{†‡} (see Figure 34)


N O			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2	+ 1) IS EVEN 0 OR 2	SPI WHEN (SPIBRR + 1) IS ODD AND SPIBRR > 3	IBRR + 1) PIBRR > 3	LIND
			NIW	MAX	MIN	MAX	
1	t _c (SPC)M	Cycle time, SPICLK	4t _c (CO)	128t _c (CO)	Stc(CO)	127t _c (CO)	ns
ų	tw(SPCH)M	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{\rm C}({\rm SPC}){\rm M}-10$	0.5t _c (SPC)M	$0.5t_{\rm C}({\rm SPC}){\rm M}^{-0.5t_{\rm C}({\rm CO})^{-10}}$	$0.5t_{\rm C}({\rm SPC}){\rm M}$ $-0.5t_{\rm C}({\rm CO})$	
88	tw(SPCL)M	Pulse duration, SPICLK low (clock polarity = 1)	0.5t _c (SPC)M-10	0.5t _c (SPC)M	$0.5t_{\rm C}({\rm SPC}){\rm M}^{-0.5t_{\rm C}({\rm CO})}^{-10}$	$0.5t_{\rm C}({\rm SPC}){\rm M}-0.5t_{\rm C}({\rm CO})$	ns
ų	tw(SPCL)M	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{\rm C}({\rm SPC}){\rm M}-10$	0.5t _c (SPC)M	$0.5t_{\rm C}({\rm SPC}){\rm M}+0.5t_{\rm C}({\rm CO})^{-10}$	$0.5t_{\rm C}({\rm SPC}){\rm M} + 0.5t_{\rm C}({\rm CO})$	
33	tw(SPCH)M	Pulse duration, SPICLK high (clock polarity = 1)	0.5t _C (SPC)M-10	0.5t _c (SPC)M	$0.5t_{\rm C}({\rm SPC}){\rm M}+0.5t_{\rm C}({\rm CO})-10$	$0.5t_{\rm C}({\rm SPC}){\rm M} + 0.5t_{\rm C}({\rm CO})$	ns
ų	td(SPCH-SIMO)M	Delay time, SPICLK high to SPISIMO valid (clock polarity = 0)	- 10	10	- 10	10	1
չ	td(SPCL-SIMO)M	Delay time, SPICLK low to SPISIMO valid (clock polarity = 1)	- 10	10	- 10	10	ns
ď	tv(SPCL-SIMO)M	Valid time, SPISIMO data valid after SPICLK low (clock polarity =0)	$0.5t_{\rm C}({\rm SPC}){\rm M}^{-10}$		$0.5t_{\rm C}({\rm SPC}){\rm M} + 0.5t_{\rm C}({\rm CO}) - 10$		1
23	tv(SPCH-SIMO)M	Valid time, SPISIMO data valid after SPICLK high (clock polarity =1)	$0.5t_{\rm C}({\rm SPC}){\rm M}^{-10}$		$0.5t_{\rm C}({\rm SPC}){\rm M} + 0.5t_{\rm C}({\rm CO}) - 10$		ns
ď	t _{su} (SOMI-SPCL)M	Setup time, SPISOMI before SPICLK low (clock polarity = 0)	0		0		!
n xx	tsu(SOMI-SPCH)M	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	0		0		ns
S	tv(SPCL-SOMI)M	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	$0.25t_{\rm C}({\rm SPC}){\rm M}^{-10}$		$0.5t_{\rm C}({\rm SPC}){\rm M} - 0.5t_{\rm C}({\rm CO}) - 10$		G G
8	tv(SPCH-SOMI)M	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	$0.25t_{\rm C}({\rm SPC}){\rm M}^{-10}$		$0.5t_{\rm C}({\rm SPC}){\rm M}$ $-0.5t_{\rm C}({\rm CO})$ -10		2
+ T 1	0/ 1: 1 L/ (V O/ CLITO V V V	TO 00 1 1 10 1 10 10 10 10 14 1 1 1 1 1 1	-:: :\c TOIOO\				

The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.

\$\frac{1}{4} = \text{eveten clock evel time} = 1/\text{CLKOII} \text{KOIII} = \frac{1}{4} \text{CO}

 $^{^{\}ddagger}$ t_{c} = system clock cycle time = 1/CLKOUT = $t_{c}(CO)$ \$ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

PARAMETER MEASUREMENT INFORMATION



[†] The SPISTE signal must be active before the SPI communication stream starts; the SPISTE signal must remain active until the SPI communication stream is complete.

Figure 34. SPI Master Mode External Timing (Clock Phase = 0)




35)
e Figure
1) ^{‡‡} (see
1) ‡
lock phase = 1)
parameters (c
al timing para
node externa
ır n
SPI master n

5	ומסוכו וווסמכ כעוכווומ		ook pilase = 1).	78 220)	(22)		
Ö.			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2	+ 1) IS EVEN 0 OR 2	SPI WHEN (SPIBRR + 1) IS ODD AND SPIBRR > 3	IBRR + 1) PIBRR > 3	Ę
			MIN	MAX	MIN	MAX	
_	t _c (SPC)M	Cycle time, SPICLK	4t _c (CO)	128t _c (CO)	5tc(CO)	127t _c (CO)	ns
ų	tw(SPCH)M	Pulse duration, SPICLK high (clock polarity = 0)	0.5t _c (SPC)M-10	0.5t _c (SPC)M	$0.5t_{\rm C}({\rm SPC}){\rm M}-0.5t_{\rm C}({\rm CO})-10$	0.5tc(SPC)M -0.5tc(CO)	
Z8 Z8	tw(SPCL)M	Pulse duration, SPICLK low (clock polarity = 1)	0.5t _c (SPC)M-10	0.5t _C (SPC)M	0.5t _C (SPC)M-0.5t _C (CO)-10	0.5tc(SPC)M -0.5tc(CO)	ns
ď	tw(SPCL)M	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{\rm C}({\rm SPC}){\rm M}^{-10}$	0.5t _C (SPC)M	$0.5t_{\rm C}({\rm SPC}){\rm M}+0.5t_{\rm C}({\rm CO})-10$	$0.5t_{\rm C}({\rm SPC}){\rm M} + 0.5t_{\rm C}({\rm CO})$;
χ, Σ	tw(SPCH)M	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{\rm C}({\rm SPC}){\rm M}-10$	0.5tc(SPC)M	$0.5t_{\rm C}({\rm SPC}){\rm M}+0.5t_{\rm C}({\rm CO})-10$	$0.5t_{\rm C}({\rm SPC}){\rm M} + 0.5t_{\rm C}({\rm CO})$	SU
ď	tsu(SIMO-SPCH)M	Setup time, SPISIMO data valid before SPICLK high (clock polarity = 0)	0.5t _c (SPC)M-10		0.5t _C (SPC)M -10		ļ
n 10	tsu(SIMO-SPCL)M	Setup time, SPISIMO data valid before SPICLK low (clock polarity = 1)	0.5t _c (SPC)M-10		0.5t _C (SPC)M -10		ns
ď	tv(SPCH-SIMO)M	Valid time, SPISIMO data valid after SPICLK high (clock polarity =0)	0.5t _c (SPC)M-10		0.5t _C (SPC)M -10		ļ
2	tv(SPCL-SIMO)M	Valid time, SPISIMO data valid after SPICLK low (clock polarity =1)	0.5t _c (SPC)M-10		0.5t _C (SPC)M -10		ns
, ()	tsu(SOMI-SPCH)M	Setup time, SPISOMI before SPICLK high (clock polarity = 0)	0		0		9
801.	tsu(SOMI-SPCL)M	Setup time, SPISOMI before SPICLK low (clock polarity = 1)	0		0		IIS
, ,	tv(SPCH-SOMI)M	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)	0.25t _c (SPC)M-10		0.5t _C (SPC)M-10		ú
<u>-</u>	tv(SPCL-SOMI)M	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)	0.25t _c (SPC)M-10		0.5t _C (SPC)M-10		2
† The N	1ASTER/SLAVE bit (SPICTL.2	The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.	oit (SPICTL.3) is set.				

† The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set. $\sharp_{t_C} = \text{system clock cycle time} = 1/\text{CLKOUT} = t_{C(CO)}$ § The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

PARAMETER MEASUREMENT INFORMATION



[†] The SPISTE signal must be active before the SPI communication stream starts; the SPISTE signal must remain active until the SPI communication stream is complete.

Figure 35. SPI Master Mode External Timing (Clock Phase = 1)



SPI SLAVE MODE TIMING PARAMETERS


Slave mode timing information is listed in the following tables.

SPI slave mode external timing parameters (clock phase = 0)^{†‡} (see Figure 36)

NO.			MIN	MAX	UNIT
12	tc(SPC)S	Cycle time, SPICLK	4t _{C(CO)} ‡		ns
13§	tw(SPCH)S	Pulse duration, SPICLK high (clock polarity = 0)	0.5t _{C(SPC)S} -10	0.5t _C (SPC)S	
138	tw(SPCL)S	Pulse duration, SPICLK low (clock polarity = 1)	0.5t _{C(SPC)S} -10	0.5t _C (SPC)S	ns
14§	tw(SPCL)S	Pulse duration, SPICLK low (clock polarity = 0)	0.5t _{C(SPC)S} -10	0.5t _C (SPC)S	
143	tw(SPCH)S	Pulse duration, SPICLK high (clock polarity = 1)	0.5t _{C(SPC)S} -10	0.5t _C (SPC)S	ns
15§	td(SPCH-SOMI)S	Delay time, SPICLK high to SPISOMI valid (clock polarity = 0)	0.375t _C (SPC)S-10		ns
	td(SPCL-SOMI)S	Delay time, SPICLK low to SPISOMI valid (clock polarity = 1)	0.375t _{C(SPC)S} -10		
2	tv(SPCL-SOMI)S	Valid time, SPISOMI data valid after SPICLK low (clock polarity =0)	0.75t _C (SPC)S		
16§	tv(SPCH-SOMI)S	Valid time, SPISOMI data valid after SPICLK high (clock polarity =1)	0.75t _C (SPC)S		ns
30.	tsu(SIMO-SPCL)S	Setup time, SPISIMO before SPICLK low (clock polarity = 0)	0		
19§	t _{su} (SIMO-SPCH)S	Setup time, SPISIMO before SPICLK high (clock polarity = 1)	0		ns
20§	tv(SPCL-SIMO)S	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	0.5t _C (SPC)S		ne
208	t _V (SPCH-SIMO)S	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	0.5t _C (SPC)S		ns

[†] The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared. ‡ t_C = system clock cycle time = 1/CLKOUT = $t_C(CO)$ § The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

PARAMETER MEASUREMENT INFORMATION



[†] The SPISTE signal must be active before the SPI communication stream starts; the SPISTE signal must remain active until the SPI communication stream is complete.

Figure 36. SPI Slave Mode External Timing (Clock Phase = 0)




SPI slave mode external timing parameters (clock phase = 1) $^{\dagger \ddagger}$ (see Figure 37)

NO.			MIN	MAX	UNIT
12	t _C (SPC)S	Cycle time, SPICLK	8t _C (CO)		ns
13§	tw(SPCH)S	Pulse duration, SPICLK high (clock polarity = 0)	0.5t _C (SPC)S-10	0.5t _C (SPC)S	
138	tw(SPCL)S	Pulse duration, SPICLK low (clock polarity = 1)	0.5t _{C(SPC)S} -10	0.5t _C (SPC)S	ns
14§	tw(SPCL)S	Pulse duration, SPICLK low (clock polarity = 0)	0.5t _{C(SPC)S} -10	0.5t _C (SPC)S	
143	tw(SPCH)S	Pulse duration, SPICLK high (clock polarity = 1)	0.5t _C (SPC)S-10	0.5t _C (SPC)S	ns
17§	tsu(SOMI-SPCH)S	Setup time, SPISOMI before SPICLK high (clock polarity = 0)	0.125t _C (SPC)S		20
1/3	tsu(SOMI-SPCL)S	Setup time, SPISOMI before SPICLK low (clock polarity = 1)	0.125t _C (SPC)S		ns
408	tv(SPCH-SOMI)S	Valid time, SPISOMI data valid after SPICLK high (clock polarity =0)	0.75t _C (SPC)S		
18§	tv(SPCL-SOMI)S	Valid time, SPISOMI data valid after SPICLK low (clock polarity =1)	0.75t _C (SPC)S		ns
21§	t _{su(SIMO-SPCH)S}	Setup time, SPISIMO before SPICLK high (clock polarity = 0)	0		
218	tsu(SIMO-SPCL)S	Setup time, SPISIMO before SPICLK low (clock polarity = 1)	0		ns
22§	tv(SPCH-SIMO)S	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	0.5t _C (SPC)S		ns
228	tv(SPCL-SIMO)S	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	0.5t _C (SPC)S		115

[†] The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is set. ‡ t_C = system clock cycle time = 1/CLKOUT = $t_C(CO)$ § The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

PARAMETER MEASUREMENT INFORMATION



[†] The SPISTE signal must be active before the SPI communication stream starts; the SPISTE signal must remain active until the SPI communication stream is complete.

Figure 37. SPI Slave Mode External Timing (Clock Phase = 1)



external memory interface read timings

switching characteristics over recommended operating conditions for an external memory interface read at 40 MHz [H = $0.5t_{\rm C(CO)}$] (see Figure 38)

	PARAMETER	MIN	MAX	UNIT
td(COL-CNTL)	Delay time, CLKOUT low to control valid		4	ns
td(COL-CNTH)	Delay time, CLKOUT low to control inactive		5	ns
td(COL-A)RD	Delay time, CLKOUT low to address valid		8	ns
td(COH-RDL)	Delay time, CLKOUT high to RD strobe active		5	ns
td(COL-RDH)	Delay time, CLKOUT low to RD strobe inactive high	-8	1	ns
td(COL-SL)	Delay time, CLKOUT low to STRB strobe active low		5	ns
td(COL-SH)	Delay time, CLKOUT low to STRB strobe inactive high		6	ns
td(WRN)	Delay time, W/R going low to R/W rising		5	ns
th(A)COL	Hold time, address valid after CLKOUT low	-1		ns
t _{su(A)RD}	Setup time, address valid before RD strobe active low	H – 7		ns
th(A)RD	Hold time, address valid after RD strobe inactive high	0		ns

timing requirements $[H = 0.5t_{C(CO)}]$ (see Figure 38)

		MIN	MAX	UNIT
ta(A)	Access time, read data from address valid		2H –10	ns
ta(RD)	Access time, read data from RD low		H – 7	ns
t _{su(D)RD}	Setup time, read data before RD strobe inactive high	8		ns
th(D)RD	Hold time, read data after RD strobe inactive high	0†		ns
th(AIV-D)	Hold time, read data after address invalid	0†		ns

 $[\]ensuremath{^{\dagger}}$ Not verified; for informational purposes only.




Figure 38. Memory Interface Read/Read Timings



external memory interface write timings

switching characteristics over recommended operating conditions for an external memory interface write at 40 MHz [H = $0.5t_{\rm c(CO)}$] (see Figure 39)

	PARAMETER	MIN	MAX	UNIT
td(COH-CNTL)	Delay time, CLKOUT high to control valid		4	ns
td(COH-CNTH)	Delay time, CLKOUT high to control inactive		5	ns
td(COH-A)W	Delay time, CLKOUT high to address valid		10	ns
^t d(COH-RWL)	Delay time, CLKOUT high to R/\overline{W} low		6	ns
td(COH-RWH)	Delay time, CLKOUT high to R/W high		6	ns
td(COL-WL)	Delay time, CLKOUT low to WE strobe active low		6	ns
td(COL-WH)	Delay time, CLKOUT low to WE strobe inactive high		6	ns
ten(D)COL	Enable time, data bus driven from CLKOUT low	-3		ns
td(COL-SL)	Delay time, CLKOUT low to STRB active low		6	ns
td(COL-SH)	Delay time, CLKOUT low to STRB inactive high		6	ns
td(WRN)	Delay time, W/R going low to R/W rising		5	ns
th(A)COLW	Hold time, address valid after CLKOUT low	-5		ns
t _{su(A)W}	Setup time, address valid before WE strobe active low	H-9		ns
t _{su(D)W}	Setup time, write data before WE strobe inactive high	2H-17		ns
th(D)W	Hold time, write data after WE strobe inactive high	2†		ns
tdis(W-D)	Disable time, data bus high impedance from WE high	5		ns

[†] Not verified; for informational purposes only.

external memory interface write timings (continued) **CLKOUT** td(COH-CNTL) td(COH-CNTH) ^td(COH–CNTL) [┿] PS, DS, IS td(COH-A)W th(A)COLW A[0:15] td(COH-RWL) td(COH-RWH) tsu(A)W R/W td(WRN) W/R td(COL-WH) td(COL-WH) td(COL-WL) td(COL-WL) WE tdis(W-D) ten(D)COL ten(D)COL tsu(D)W tsu(D)W th(D)W th(D)W D[0:15] td(COL-SL) td(COL-SL) ★ td(COL-SH) td(COL-SH) **STRB** ENA_144 **CLKOUT** 2H 2H VIS_OE

NOTE A: VIS_OE will be visible at pin 97 of LF2407A when ENA_144 is low along with BVIS bits (10,9 of WSGR register – FFFFh@I/O) set to 10 or 11. CLKOUT and VIS_OE indicate internal memory write cycles (program/data). During VIS_OE cycles, the external bus will be driven. CLKOUT is to be used along with VIS_OE for trace capabilities.

Figure 39. Memory Interface Write/Write Timings



external memory interface ready-on-read timings

switching characteristics over recommended operating conditions for an external memory interface ready-on-read (see Figure 40)


	PARAMETER	MIN	MAX	UNIT
td(COL-A)RD	Delay time, CLKOUT low to address valid		8	ns

timing requirements for an external memory interface ready-on-read (see Figure 40)

		MIN	MAX	UNIT
th(RDY)COH	Hold time, READY after CLKOUT high	_3†		ns
t _{su(D)RD}	Setup time, read data before RD strobe inactive high	8		ns
t _V (RDY)ARD	Valid time, READY after address valid on read		-2†	ns
t _{su(RDY)} COH	Setup time, READY before CLKOUT high	22		ns

[†] Not verified; for informational purposes only.

external memory interface ready-on-read timings (continued)



† The WSGR register must be programmed before the READY pin can be used. See the READY pin description for more details.

Figure 40. Ready-on-Read Timings

external memory interface ready-on-read timings (continued)

timing requirements for an external memory interface ready-on-read with one software wait state and one external wait state (see Figure 41)

		MIN	MAX	UNIT
th(RDY)COH	Hold time, READY after CLKOUT high	H – 2.5		ns
t _{su(RDY)} COH	Setup time, READY before CLKOUT high	H – 9.5		ns
td(COL-A)RD	Delay time, CLKOUT low to address valid	•	8	ns




Figure 41. Ready-on-Read Timings With One Software Wait (SW) State and One External Wait (EXW) State

external memory interface ready-on-write timings

switching characteristics over recommended operating conditions for an external memory interface ready-on-write (see Figure 42)

	PARAMETER		MAX	UNIT
td(COH-A)W	Delay time, CLKOUT high to address valid		10	ns

timing requirements for an external memory interface ready-on-write $[H = 0.5t_{C(CO)}]$ (see Figure 42)

		MIN	MAX	UNIT
th(RDY)COH	Hold time, READY after CLKOUT high	-3		ns
t _{su(D)W}	Setup time, write data before WE strobe inactive high	2H-17		ns
^t v(RDY)AW	Valid time, READY after address valid on write		-3†	ns
tsu(RDY)COH	Setup time, READY before CLKOUT high	22		ns

[†] Not verified; for informational purposes only.




Figure 42. Ready-on-Write Timings

external memory interface ready-on-write timings (continued)

timing requirements for an external memory interface ready-on-write with one software wait state and one external wait state (see Figure 43)

		MIN	MAX	UNIT
th(RDY)COH	Hold time, READY after CLKOUT high	H – 2.5		ns
tsu(RDY)COH	Setup time, READY before CLKOUT high	H – 9.5		ns
td(COH-A)W	Delay time, CLKOUT high to address valid		10	ns




Figure 43. Ready-on-Write Timings With One Software Wait (SW) State and One External Wait (EXW) State

10-bit analog-to-digital converter (ADC)

The 10-bit ADC has a separate power bus for its analog circuitry. These pins are referred to as V_{CCA} and V_{SSA}. The power bus isolation is to enhance ADC performance by preventing digital switching noise of the logic circuitry that can be present on VSS and VCC from coupling into the ADC analog stage. All ADC specifications are given with respect to V_{SSA} unless otherwise noted.

Monotonic Assured

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCCA	Analog supply voltage	3.0	3.3	3.6	V
VSSA	Analog ground		0		V
VREFHI	Analog supply reference source†	VREFLO		VCCA	V
VREFLO	Analog ground reference source [†]	VSSA		VREFHI	V
VAI	Analog input voltage, ADCIN00-ADCIN07	VREFLO		VREFHI	V

[†] VREFHI and VREFLO must be stable, within ±1/2 LSB of the required resolution, during the entire conversion time.

ADC operating frequency (LF240xA)

	MIN	MAX	UNIT
ADC operating frequency	4	30	MHz

operating characteristics over recommended operating condition ranges[†]

PARAMETER		DESCRIPTION		MIN	TYP	MAX	UNIT
		V _{CCA} = 3.3 V			10	20	mA
ICCA	Analog supply current	VCCA = VREFHI = 3.3 V	PLL or OSC power down			1	μΑ
^I ADREFHI	V _{REFHI} input current				0.75	1.5	mA
IADCIN	Analog input leakage					1	μΑ
0	Analog input capacitance	Typical capacitive load on analog input pin	Non-sampling		10		
Cai			Sampling		30		pF
td(PU)	Delay time, power-up to ADC valid	Time to stabilize analog stage a	fter power-up			10	μS
Z _{AI}	Analog input source impedance	Analog input source impedance needed for conversions to remain within specifications at min ^t w(SH)			53	10	Ω
	Zero-offset error				±2		LSB

[†] Absolute resolution = 3.22 mV. At VREFHI = 3.3 V and VREFLO = 0 V, this is one LSB. As VREFHI decreases, VREFLO increases, or both, the LSB size decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.



E_{DNL} and E_{INL} for LF2407A

	PARAMETER	DESCRIPTION	CLKOUT	MIN N	ΛΑΝ	UNIT
E _{DNL} ‡	Differential nonlinearity error	Difference between the actual step width and the ideal value	30 MHz		±3	LSB
E _{INL} ‡	Integral nonlinearity error	Maximum deviation from the best straight line through the ADC transfer characteristics, excluding the quantization error	30 MHz		±3	LSB

[‡]Test conditions: VREFHI = VCCA, VREFLO = VSSA

internal ADC module timings† (see Figure 44)

		MIN	MAX	UNIT
t _C (AD)	Cycle time, ADC prescaled clock	33.3		ns
tw(SHC)	Pulse duration, total sample/hold and conversion time‡	500		ns
tw(SH)	Pulse duration, sample and hold time	2t _{C(AD)} §	32t _C (AD)	ns
t _{w(C)}	Pulse duration, total conversion time	10t _{C(AD)}		ns
td(SOC-SH)	Delay time, start of conversion to beginning of sample and hold	2t _c (CO)		ns
td(EOC)	Delay time, end of conversion to data loaded into result register	2t _C (CO)		ns
td(ADCINT)	Delay time, ADC flag to ADC interrupt	2t _c (CO)		ns

[†] The ADC timing diagram represents a typical conversion sequence. Refer to the ADC chapter in the TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals (literature number SPRU357) for more details.

[§] Can be varied by ACQ Prescaler bits in the ADCTRL1 register




Figure 44. Analog-to-Digital Internal Module Timing

 $[\]ddagger$ The total sample/hold and conversion time is determined by the summation of $t_{d(SOC-SH)}$, $t_{w(SH)}$, $t_{w(C)}$, and $t_{d(EOC)}$.

SM320LF2407A-EP DSP CONTROLLERS

SGUS036B - JULY 2003 - REVISED OCTOBER 2003

Flash parameters @40 MHz CLOCKOUT†

PARAMETER		MIN	TYP	MAX	UNIT
	Time/Word (16-bit)		30		μs
Clear/Programming time‡	Time/4K Sector		130		ms
	Time/12K Sector		400		ms
Francis de la transferior	Time/4K Sector		350		ms
Erase time‡	Time/12K Sector		1		S
ICCP (VCCP pin current)	Indicates the typical/maximum current consumption during the Clear-Erase-Program (C-E-P) cycle		5	15	mA

TI releases upgrades to the Flash algorithms for these devices; hence, these typical values are subject to change.

[‡] The indicated time does not include the time it takes to load the C-E-P algorithm and the code (to be programmed) onto on-chip RAM. The values specified are when V_{DD} = 3.3 V and V_{CCP} = 5 V, and any deviation from these values could affect the timing parameters. Aging and process variance could also impact the timing parameters.

migrating from 240x devices to 240xA devices

This section highlights the new features/migration issues of the 240xA devices (as compared to the 240x family) and describes the impact these features/issues have on user applications.

maximum clock speed

240xA devices can operate at a maximum speed of 40 MHz compared to the 30-MHz operation of 240x devices. This change in clock speed warrants a change in the register contents of all the peripherals. For example, to maintain the same baud rate, the divisor values that are loaded to the SPI, SCI, and CAN registers must be recalculated.

code security module

240xA devices incorporate a "code security module" which protects the contents of program memory from unauthorized duplication. Passwords stored in password locations (PWL) 0040h to 0043h are used for this purpose. Even if the code is not secured with passwords (i.e., PWL contains FFFFFFFFFFFFFFF), the PWL must still be read to gain access to the program memory contents. Note that locations 0040h to 0043h were available for user code in the 240x devices, which lack the "code security module". In 240xA devices, these locations are reserved for the passwords and are not available for the user code. Even if code security feature is not used, these locations must be written with all ones. This fact must be borne in mind while submitting ROM codes to TI.

input-qualifier circuitry

An input-qualifier circuitry qualifies the input signal to the CAP1–6, XINT1/2, ADCSOC, and PDPINTA/B pins in the x240xA devices. The state of the internal input signal will change only after these pins are high/low for 6 (12) clock edges. The user must hold the pin high/low for 6 (12) cycles to ensure that the device see the level change. The increase in the pulse width of the signals used to excite these pins must be taken into account while migrating from the 240x to the 240xA family.

Bit 6 of the SCSR2 register controls whether 6 clock edges (bit 6 = 0) or 12 clock edges (bit 6 = 1) are used to block 5- or 11-cycle glitches. This bit is a "reserved" bit in 240x devices.

status of the PDPINTx pin

The current status of the PDPINTx pins is now reflected in bit 8 of the COMCONx registers. This bit is a "reserved" bit in 240x devices.

operation of the IOPC0 pin

At reset, all LF240xA devices come up with the W/ \overline{R} /IOPC0 pin in W/ \overline{R} mode. On devices that lack an external memory interface (e.g., LF2406A), W/ \overline{R} mode is not functional and MCRB.0 must be set to a 0 if the IOPC0 pin is to be used. The XMIF Hi-Z control bit (bit 4 of the SCSR2 register) is reserved in these devices and must be written with a zero.

external pulldown resistor for TRST pin

An external pulldown resistor may be needed for the TRST pin in boards that operate in noisy environments. Refer to the TRST pin description for more details.

peripheral register description

Table 18 is a collection of all the programmable registers of the LF240xA and is provided as a quick reference.

Table 18. LF240xA DSP Peripheral Register Description

4000	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	٦
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
		•		DATA MEN	MORY SPACE				
				CPU STATU	S REGISTERS				7
		ARP		OV	OVM	1	INTM	DP(8)	٦
	DP(7)	DP(6)	DP(5)	DP(4)	DP(3)	DP(2)	DP(1)	DP(0)	ST0
		ARB		CNF	TC	SXM	С	1	7,
	1	1	1	XF	1	1	F	PM	ST1
			GLOBAL I	MEMORY AND C	PU INTERRUPT	REGISTERS			7
000045	_	_	_	_	_	_	_	_],,,,,
00004h		_	INT6 MASK	INT5 MASK	INT4 MASK	INT3 MASK	INT2 MASK	INT1 MASK	IMR
00005h				Res	served				GREG
00006h	_	_	_	_	_	_	_	_	IFR
0000011	_	_	INT6 FLAG	INT5 FLAG	INT4 FLAG	INT3 FLAG	INT2 FLAG	INT1 FLAG	IFK
				SYSTEM	REGISTERS				
07010h	IRQ0.15	IRQ0.14	IRQ0.13	IRQ0.12	IRQ0.11	IRQ0.10	IRQ0.9	IRQ0.8	PIRQR0
0701011	IRQ0.7	IRQ0.6	IRQ0.5	IRQ0.4	IRQ0.3	IRQ0.2	IRQ0.1	IRQ0.0	FINGINO
07011h	IRQ1.15	IRQ1.14	IRQ1.13	IRQ1.12	IRQ1.11	IRQ1.10	IRQ1.9	IRQ1.8	PIRQR1
0701111	IRQ1.7	IRQ1.6	IRQ1.5	IRQ1.4	IRQ1.3	IRQ1.2	IRQ1.1	IRQ1.0	FINGINI
07012h	IRQ2.15	IRQ2.14	IRQ2.13	IRQ2.12	IRQ2.11	IRQ2.10	IRQ2.9	IRQ2.8	PIRQR2
0701211	IRQ2.7	IRQ2.6	IRQ2.5	IRQ2.4	IRQ2.3	IRQ2.2	IRQ2.1	IRQ2.0	FINGINZ
07013h				III	egal				
07014h	IAK0.15	IAK0.14	IAK0.13	IAK0.12	IAK0.11	IAK0.10	IAK0.9	IAK0.8	PIACKR0
0701411	IAK0.7	IAK0.6	IAK0.5	IAK0.4	IAK0.3	IAK0.2	IAK0.1	IAK0.0	FIACKKU
07015h	IAK1.15	IAK1.14	IAK1.13	IAK1.12	IAK1.11	IAK1.10	IAK1.9	IAK1.8	PIACKR1
0701311	IAK1.7	IAK1.6	IAK1.5	IAK1.4	IAK1.3	IAK1.2	IAK1.1	IAK1.0	FIACKKI
07016h	IAK2.15	IAK2.14	IAK2.13	IAK2.12	IAK2.11	IAK2.10	IAK2.9	IAK2.8	PIACKR2
0701011	IAK2.7	IAK2.6	IAK2.5	IAK2.4	IAK2.3	IAK2.2	IAK2.1	IAK2.0	FIACKINZ
07017h				III	egal				
07018h	_	CLKSRC	LPM1	LPM0	CLK PS2	CLK PS1	CLK PS0	_	SCSR1
0701011	ADC CLKEN	SCI CLKEN	SPI CLKEN	CAN CLKEN	EVB CLKEN	EVA CLKEN	_	ILLADR	JOCOKI
	_	_	_	_	_	_	_	_	
07019h	-	I/P QUALIFIER CLOCKS	WD OVERRIDE	XMIF HI Z	BOOT_EN	MP/MC	DON	PON	SCSR2
0701Ah									1
to 0701Bh					egal				
0701Ch	DIN15	DIN14	DIN13	DIN12	DIN11	DIN10	DIN9	DIN8	DINR
	DIN7	DIN6	DIN5	DIN4	DIN3	DIN2	DIN1	DIN0	4
0701Dh		1			egal		T		_
0701Eh	V15	V14	V13	V12	V11	V10	V9	V8	PIVR
	V7	V6	V5	V4	V3	V2	V1	V0	_
0701Fh				III	egal				ل



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	7,550
ADDK	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
				WD CONTRO	OL REGISTERS				
07020h to				III	legal				
07022h					iogai				
07023h	D7	D6	D5	D4	D3	D2	D1	D0	WDCNTR
07024h				III	legal				
07025h	D7	D6	D5	D4	D3	D2	D1	D0	WDKEY
07026h									
to 07028h				III	legal				
07029h	WDFLAG	WDDIS	WDCHK2	WDCHK1	WDCHK0	WDPS2	WDPS1	WDPS0	WDCR
0702Ah		<u>. </u>						•	7
to 0703Fh				III	legal				
		SERIAL	PERIPHERAL II	NTERFACE (SPI)	CONFIGURATI	ON CONTROL R	EGISTERS		
07040h	SPI SW RESET	CLOCK POLARITY	_	_	SPI CHAR3	SPI CHAR2	SPI CHAR1	SPI CHAR0	SPICCR
07041h	_	_	_	OVERRUN INT ENA	CLOCK PHASE	MASTER/ SLAVE	TALK	SPI INT ENA	SPICTL
07042h	RECEIVER OVERRUN FLAG	SPI INT FLAG	TX BUF FULL FLAG	_	_	_	_	_	SPISTS
07043h				III	legal				
07044h	_	SPI BIT RATE 6	SPI BIT RATE 5	SPI BIT RATE 4	SPI BIT RATE 3	SPI BIT RATE 2	SPI BIT RATE 1	SPI BIT RATE 0	SPIBRR
07045h			I	III	legal				
	ERXB15	ERXB14	ERXB13	ERXB12	ERXB11	ERXB10	ERXB9	ERXB8	٦
07046h	ERXB7	ERXB6	ERXB5	ERXB4	ERXB3	ERXB2	ERXB1	ERXB0	SPIRXEMU
070475	RXB15	RXB14	RXB13	RXB12	RXB11	RXB10	RXB9	RXB8	CDIDVDUE
07047h	RXB7	RXB6	RXB5	RXB4	RXB3	RXB2	RXB1	RXB0	SPIRXBUF
07048h	TXB15	TXB14	TXB13	TXB12	TXB11	TXB10	TXB9	TXB8	SPITXBUF
0704611	TXB7	TXB6	TXB5	TXB4	TXB3	TXB2	TXB1	TXB0	SPITABUE
07049h	SDAT15	SDAT14	SDAT13	SDAT12	SDAT11	SDAT10	SDAT9	SDAT8	SPIDAT
0704311	SDAT7	SDAT6	SDAT5	SDAT4	SDAT3	SDAT2	SDAT1	SDAT0	OI IDAI
0704Ah									
to 0704Eh				III	legal				
0704Fh	_	SPI PRIORITY	SPI SUSP SOFT	SPI SUSP FREE	_	_	_	_	SPIPRI

Table 18. LF240xA DSP Peripheral Register Description (Continued)

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
		SERIAL CO	MMUNICATION	S INTERFACE (S	SCI) CONFIGUR	ATION CONTRO	L REGISTERS		
07050h	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	LOOP BACK ENA	ADDR/IDLE MODE	SCI CHAR2	SCI CHAR1	SCI CHAR0	SCICCE
07051h	_	RX ERR INT ENA	SW RESET	_	TXWAKE	SLEEP	TXENA	RXENA	SCICTL
07052h	BAUD15 (MSB)	BAUD14	BAUD13	BAUD12	BAUD11	BAUD10	BAUD9	BAUD8	SCIHBA
07053h	BAUD7	BAUD6	BAUD5	BAUD4	BAUD3	BAUD2	BAUD1	BAUD0 (LSB)	SCILBA
07054h	TXRDY	TX EMPTY	_	_	_		RX/BK INT ENA	TX INT ENA	SCICTL
07055h	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	_	SCIRXS
07056h	ERXDT7	ERXDT6	ERXDT5	ERXDT4	ERXDT3	ERXDT2	ERXDT1	ERXDT0	SCIRXE
07057h	RXDT7	RXDT6	RXDT5	RXDT4	RXDT3	RXDT2	RXDT1	RXDT0	SCIRXE
07058h				II	legal				
07059h	TXDT7	TXDT6	TXDT5	TXDT4	TXDT3	TXDT2	TXDT1	TXDT0	SCITXB
0705Ah to 0705Eh				II	legal				
0705Fh	_	SCITX PRIORITY	SCIRX PRIORITY	SCI SOFT	SCI FREE	_	_	_	SCIPRI
07060h to 0706Fh				II	legal				
			EXTER	NAL INTERRUP	T CONTROL RE	GISTERS			
07070h	XINT1 FLAG	_	_	_	_	_	_	_	XINT1C
0101011	_	_	_	_	_	XINT1 POLARITY	XINT1 PRIORITY	XINT1 ENA	
07071h	XINT2 FLAG	_	_	_	_	_	_	_	XINT2C
0707111	_	_	_	_	_	XINT2 POLARITY	XINT2 PRIORITY	XINT2 ENA	XIIV120
to				II	legal				
07072h to 0708Fh					legal	ERS			-
to 0708Fh	MCRA.15	MCRA.14	MCRA.13			ERS MCRA.10	MCRA.9	MCRA.8	-
to	MCRA.15 MCRA.7	MCRA.14 MCRA.6	ī	DIGITAL I/O CON	NTROL REGISTE		MCRA.9 MCRA.1	MCRA.8 MCRA.0	MCRA
to 0708Fh 07090h			MCRA.13	MCRA.12	NTROL REGISTE	MCRA.10			MCRA
to 0708Fh 07090h 07091h			MCRA.13	MCRA.12	MCRA.11	MCRA.10			
to 0708Fh 07090h 07091h	MCRA.7	MCRA.6	MCRA.13 MCRA.5	MCRA.12 MCRA.4	MCRA.11 MCRA.3	MCRA.10 MCRA.2	MCRA.1	MCRA.0	MCRA MCRB
to 0708Fh 07090h 07091h 07092h	MCRA.7 MCRB.15	MCRA.6	MCRA.13 MCRA.5 MCRB.13	MCRA.12 MCRA.4 II MCRB.12 MCRB.4	MCRA.11 MCRA.3 legal MCRB.11	MCRA.10 MCRA.2 MCRB.10	MCRA.1	MCRA.0	-
to 0708Fh 07090h 07091h 07092h 07093h	MCRA.7 MCRB.15	MCRA.6	MCRA.13 MCRA.5 MCRB.13	MCRA.12 MCRA.4 II MCRB.12 MCRB.4	MCRA.11 MCRA.3 legal MCRB.11 MCRB.3	MCRA.10 MCRA.2 MCRB.10	MCRA.1	MCRA.0	MCRB
to 0708Fh	MCRB.15 MCRB.7	MCRA.6 MCRB.14 MCRB.6	MCRA.13 MCRA.5 MCRB.13 MCRB.5	MCRA.12 MCRA.4 II MCRB.12 MCRB.4	MCRA.11 MCRA.3 legal MCRB.11 MCRB.3	MCRA.10 MCRA.2 MCRB.10 MCRB.2	MCRA.1 MCRB.9 MCRB.1	MCRB.8 MCRB.0	-
to 0708Fh 07090h 07091h 07092h 07093h	MCRA.7 MCRB.15 MCRB.7 MCRC.15	MCRA.6 MCRB.14 MCRB.6 MCRC.14	MCRA.13 MCRA.5 MCRB.13 MCRB.5 MCRC.13	MCRA.12 MCRA.4 II MCRB.12 MCRB.4 II MCRB.4	MCRA.11 MCRA.3 legal MCRB.11 MCRB.3 legal MCRC.11	MCRA.10 MCRA.2 MCRB.10 MCRB.2 MCRC.10	MCRA.1 MCRB.9 MCRB.1 MCRC.9	MCRB.8 MCRB.0 MCRC.8	MCRB



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDD	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	1
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
			DIGITAL I	/O CONTROL R	EGISTERS (CO	NTINUED)]
07096h	_	F6DIR	F5DIR	F4DIR	F3DIR	F2DIR	F1DIR	F0DIR	PFDATDIR
0709011	_	IOPF6	IOPF5	IOPF4	IOPF3	IOPF2	IOPF1	IOPF0	FIDAIDIK
07098h	A7DIR	A6DIR	A5DIR	A4DIR	A3DIR	A2DIR	A1DIR	A0DIR	PADATDIR
0703011	IOPA7	IOPA6	IOPA5	IOPA4	IOPA3	IOPA2	IOPA1	IOPA0	ADAIDIN
07099h				Ille	egal				
0709Ah	B7DIR	B6DIR	B5DIR	B4DIR	B3DIR	B2DIR	B1DIR	B0DIR	PBDATDIR
	IOPB7	IOPB6	IOPB5	IOPB4	IOPB3	IOPB2	IOPB1	IOPB0	
0709Bh					egal	•		T	
0709Ch	C7DIR	C6DIR	C5DIR	C4DIR	C3DIR	C2DIR	C1DIR	C0DIR	PCDATDIR
	IOPC7	IOPC6	IOPC5	IOPC4	IOPC3	IOPC2	IOPC1	IOPC0	
0709Dh				1	egal				
0709Eh		_	_			_	_	D0DIR	PDDATDIR
070051	_	_	_			_	_	IOPD0	
0709Fh			41141 00 7		egal	DEGIOTEDO			
		ADO	ANALOG-10	D-DIGITAL CON	VERTER (ADC)		400	400	ł
070A0h	_	ADC S/W RESET	SOFT	FREE	ACQ PRESCALE3	ACQ PRESCALE2	ACQ PRESCALE1	ACQ PRESCALE0	ADCTRL1
07 07 1011	CONV PRE- SCALE (CPS)	CONTIN- UOUS RUN	INT PRIORITY	SEQ1/2 CASCADE	_	_	_	-	, ABOTAL
	EVB SOC EN SEQ1	RESET SEQ1	SOC SEQ1	SEQ1 BUSY	INT ENA SEQ1 Mode1	INT ENA SEQ1 Mode0	INT FLAG SEQ1	EVA SOC EN SEQ1	
070A1h	EXT SOC EN SEQ1	Reset SEQ2	SOC SEQ2	SEQ2 BUSY	INT ENA SEQ2 Mode1	INT ENA SEQ2 Mode0	INT FLAG SEQ2	EVB SOC EN SEQ2	ADCTRL2
	_	_	_	_	_	_	_	_	1
070A2h	_	MAXCONV2 2	MAXCONV2 1	MAXCONV2 0	MAXCONV1	MAXCONV1	MAXCONV1 1	MAXCONV1 0	MAXCONV
	CONV 3	CONV 3	CONV 3	CONV 3	CONV 2	CONV 2	CONV 2	CONV 2	
070A3h	CONV 1	CONV 1	CONV 1	CONV 1	CONV 0	CONV 0	CONV 0	CONV 0	CHSELSEQ1
070445	CONV 7	CONV 7	CONV 7	CONV 7	CONV 6	CONV 6	CONV 6	CONV 6	011051.0500
070A4h	CONV 5	CONV 5	CONV 5	CONV 5	CONV 4	CONV 4	CONV 4	CONV 4	CHSELSEQ2
070A5h	CONV 11	CONV 11	CONV 11	CONV 11	CONV 10	CONV 10	CONV 10	CONV 10	CHSELSEQ3
OTOASII	CONV 9	CONV 9	CONV 9	CONV 9	CONV 8	CONV 8	CONV 8	CONV 8	ONOCEOEGS
070A6h	CONV 15	CONV 15	CONV 15	CONV 15	CONV 14	CONV 14	CONV 14	CONV 14	CHSELSEQ4
07071011	CONV 13	CONV 13	CONV 13	CONV 13	CONV 12	CONV 12	CONV 12	CONV 12	O TOLLOL Q T
	_	_	_	_	SEQ CNTR3	SEQ CNTR2	SEQ CNTR1	SEQ CNTR0	
070A7h	SEQ2 STATE 3	SEQ2 STATE 2	SEQ2 STATE 1	SEQ2 STATE 0	SEQ1 STATE 3	SEQ1 STATE 2	SEQ1 STATE 1	SEQ1 STATE 0	AUTO_SEQ_SR
070401	D9	D8	D7	D6	D5	D4	D3	D2	DE01#70
070A8h	D1	D0	0	0	0	0	0	0	RESULT0
070404	D9	D8	D7	D6	D5	D4	D3	D2	DECI II T4
070A9h	D1	D0	0	0	0	0	0	0	RESULT1
070AAh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT2
UT VAAII	D1	D0	0	0	0	0	0	0]



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
ADDIC	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	KEG
		ANA	ALOG-TO-DIGIT	AL CONVERTE	R (ADC) REGIS	TERS (CONTIN	UED)		
070ABh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT3
UTUADII	D1	D0	0	0	0	0	0	0	RESULIS
070ACh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT4
UTUACII	D1	D0	0	0	0	0	0	0	RESUL14
070ADh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT5
UTUADII	D1	D0	0	0	0	0	0	0	KLSOLIS
070AEh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT6
UTUALII	D1	D0	0	0	0	0	00	0	KLSOLIO
070AFh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT7
OTOATII	D1	D0	0	0	0	0	0	0	KLSOLIT
070B0h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT8
0700011	D1	D0	0	0	0	0	0	0	IKESOLIO
070B1h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT9
0706111	D1	D0	0	0	0	0	0	0	KLSOLIS
070B2h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT10
0700211	D1	D0	0	0	0	0	0	0	IKESOLITO
070B3h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT11
0700311	D1	D0	0	0	0	0	0	0	KLSOLITI
070B4h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT12
0700411	D1	D0	0	0	0	0	0	0	KLSOLITZ
070B5h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT13
0700311	D1	D0	0	0	0	0	0	0	KLSOLI 13
070B6h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT14
0700011	D1	D0	0	0	0	0	0	0	KLSOLI 14
070B7h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT15
0700711	D1	D0	0	0	0	0	0	0	IKEGOLITIS
070B8h				Res	erved				
070B9h									
to 070FFh				III	egal				
0.0		CONTRO	LLER AREA NE	TWORK (CAN)	CONFIGURATION	ON CONTROL R	EGISTERS		1
		_	_	_	_	_	_	I _	┪
07100h	MD3	MD2	ME5	ME4	ME3	ME2	ME1	MEO	MDER
	TA5	TA4	TA3	TA2	AA5	AA4	AA3	AA2	-
07101h	TRS5	TRS4	TRS3	TRS2	TRR5	TRR4	TRR3	TRR2	TCR
	RFP3	RFP2	RFP1	RFP0	RML3	RML2	RML1	RML0	-
07102h	RMP3	RMP2	RMP1	RMP0	OPC3	OPC2	OPC1	OPC0	RCR
	_	—	SUSP	CCR	PDR	DBO	WUBA	CDR	┥
07103h	ABO	STM	_	_	_	_	MBNR1	MBNR0	MCR
		—	_	_	_	_	—		┥
07104h	BRP7	BRP6	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	BCR2



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	7
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
	С	ONTROLLER A	REA NETWORK	(CAN) CONFI	GURATION CON	NTROL REGISTE	RS (CONTINUE	ED)	
074055	_	_	_	_	_	SBG	SJW1	SJW0	DOD4
07105h	SAM	TSEG1-3	TSEG1-2	TSEG1-1	TSEG1-0	TSEG2-2	TSEG2-1	TSEG2-0	BCR1
07406h	_	_	_	_	_	_	_	FER	FOR
07106h	BEF	SA1	CRCE	SER	ACKE	ВО	EP	EW	ESR
07107h	_	_	_	_	_	_	_	_	GSR
07 10711	_	_	SMA	CCE	PDA	_	RM	TM	GSK
07108h	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	CEC
07 10011	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	CEC
07109h	_	_	MIF5	MIF4	MIF3	MIF2	MIF1	MIF0	CAN_IFR
07 10911	_	RMLIF	AAIF	WDIF	WUIF	BOIF	EPIF	WLIF	_ CAN_IFR
0710Ah	MIL	_	MIM5	MIM4	MIM3	MIM2	MIM1	MIMO	CAN_IMR
U/ IUAII	EIL	RMLIM	AAIM	WDIM	WUIM	BOIM	EPIM	WLIM	CAN_IIVIR
0710Bh	LAMI	_	_	LAM0-28	LAM0-27	LAM0-26	LAM0-25	LAM0-24	LAM0_H
07 10611	LAM0-23	LAM0-22	LAM0-21	LAM0-20	LAM0-19	LAM0-18	LAM0-17	LAM0-16	LAMO_H
0710Ch	LAM0-15	LAM0-14	LAM0-13	LAM0-12	LAM0-11	LAM0-10	LAM0-9	LAM0-8	LAM0_L
07 10011	LAM0-7	LAM0-6	LAM0-5	LAM0-4	LAM0-3	LAM0-2	LAM0-1	LAM0-0	LAIVIO_L
0710Dh	LAMI	_	_	LAM1-28	LAM1-27	LAM1-26	LAM1-25	LAM1-24	LAM1_H
07 10011	LAM1-23	LAM1-22	LAM1-21	LAM1-20	LAM1-19	LAM1-18	LAM1-17	LAM1-16	LAWII_II
0710Eh	LAM1-15	LAM1-14	LAM1-13	LAM1-12	LAM1-11	LAM1-10	LAM1-9	LAM1-8	LAM1_L
07 TOLII	LAM1-7	LAM1-6	LAM1-5	LAM1-4	LAM1-3	LAM1-2	LAM1-1	LAM1-0	LAWII_L
0710Fh									
to 071FFh				III	egal				
07 11 1 11				Message	Object #0				+
	IDL-15	IDL-14	IDL-13	IDL-12	IDL-11	IDL-10	IDL-9	IDL-8	-
07200h	IDL-7	IDL-6	IDL-5	IDL-4	IDL-3	IDL-2	IDL-1	IDL-0	MSGID0L
	IDE	AME	AAM	IDH-28	IDH-27	IDH-26	IDH-25	IDH-24	_
07201h	IDH-23	IDH-22	IDH-21	IDH-20	IDH-19	IDH-18	IDH-17	IDH-16	MSGID0H
		_			_	_		_	1
07202h	_	_	_	RTR	DLC3	DLC2	DLC1	DLC0	MSGCTRL0
07203h					served				1
	D15	D14	D13	D12	D11	D10	D9	D8	-
07204h	D7	D6	D5	D4	D3	D2	D1	D0	MBX0A
	D15	D14	D13	D12	D11	D10	D9	D8	1
07205h	D7	D6	D5	D4	D3	D2	D1	D0	MBX0B
	D15	D14	D13	D12	D11	D10	D9	D8	†
07206h	D7	D6	D5	D4	D3	D2	D1	D0	MBX0C
	D15	D14	D13	D12	D11	D10	D9	D8	1
07207h	D7	D6	D5	D4	D3	D2	D1	D0	MBX0D
		20	20		20			<u> </u>	_

TEXAS INSTRUMENTS

Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
ADDIN	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	KEG
	C	ONTROLLER A	REA NETWORI	K (CAN) CONFI	GURATION CON	ITROL REGIST	ERS (CONTINU	ED)	
L				Message	Object #1				
07208h	IDL-15	IDL-14	IDL-13	IDL-12	IDL-11	IDL-10	IDL-9	IDL-8	MSGID1L
0720011	IDL-7	IDL-6	IDL-5	IDL-4	IDL-3	IDL-2	IDL-1	IDL-0	WIGGIDTE
07209h	IDE	AME	AAM	IDH-28	IDH-27	IDH-26	IDH-25	IDH-24	MSGID1H
0720311	IDH-23	IDH-22	IDH-21	IDH-20	IDH-19	IDH-18	IDH-17	IDH-16	MICCIDIII
0720Ah		_	_		_	_		<u> </u>	MSGCTRL
		_	_	RTR	DLC3	DLC2	DLC1	DLC0	
0720Bh			1	Res	erved			•	
0720Ch	D15	D14	D13	D12	D11	D10	D9	D8	MBX1A
	D7	D6	D5	D4	D3	D2	D1	D0	
0720Dh	D15	D14	D13	D12	D11	D10	D9	D8	MBX1B
0,200	D7	D6	D5	D4	D3	D2	D1	D0	
0720Eh	D15	D14	D13	D12	D11	D10	D9	D8	MBX1C
0/20211	D7	D6	D5	D4	D3	D2	D1	D0	IVIDATO
0720Fh	D15	D14	D13	D12	D11	D10	D9	D8	MBX1D
0/20/11	D7	D6	D5	D4	D3	D2	D1	D0	IVIDATU
				Message	Object #2				
070405	IDL-15	IDL-14	IDL-13	IDL-12	IDL-11	IDL-10	IDL-9	IDL-8	MOOIDOL
07210h	IDL-7	IDL-6	IDL-5	IDL-4	IDL-3	IDL-2	IDL-1	IDL-0	MSGID2L
	IDE	AME	AAM	IDH-28	IDH-27	IDH-26	IDH-25	IDH-24	_
07211h	IDH-23	IDH-22	IDH-21	IDH-20	IDH-19	IDH-18	IDH-17	IDH-16	MSGID2H
	_	_	_	_	_	_	_	_	1
07212h	_	i –	<u> </u>	RTR	DLC3	DLC2	DLC1	DLC0	MSGCTRL2
07213h		•		Res	erved		•	•	7
	D15	D14	D13	D12	D11	D10	D9	D8	٦
07214h	D7	D6	D5	D4	D3	D2	D1	D0	MBX2A
Ī	D15	D14	D13	D12	D11	D10	D9	D8	
07215h	D7	D6	D5	D4	D3	D2	D1	D0	MBX2B
ı	D15	D14	D13	D12	D11	D10	D9	D8	
07216h	D7	D6	D5	D4	D3	D2	D1	D0	MBX2C
ı	D15	D14	D13	D12	D11	D10	D9	D8	7
07217h	D7	D6	D5	D4	D3	D2	D1	D0	MBX2D
F					Object #3	<u> </u>			7
	IDL-15	IDL-14	IDL-13	IDL-12	IDL-11	IDL-10	IDL-9	IDL-8	┪
07218h	IDL-7	IDL-14	IDL=13	IDL-12	IDL-11	IDL=10	IDL-1	IDL-0	MSGID3L
	IDE	AME	AAM	IDH-28	IDH-27	IDH-26	IDH-25	IDH-24	\dashv
07219h	IDH-23	IDH-22	IDH-21	IDH-20	IDH-27	IDH-26	IDH-23	IDH-24	MSGID3H
				— IDH-20	— — — — — — — — — — — — — — — — — — —	— —	— IDII—I7	— IDII—10	\dashv
0721Ah	_	<u> </u>	<u> </u>	1			ļ	DLC0	MSGCTRL
072106		_	_	RTR	DLC3	DLC2	DLC1	DLCU	-
0721Bh	D/5	D11	D40	1	erved	D40	P.0	50	\dashv
0721Ch	D15	D14	D13	D12	D11	D10	D9	D8	МВХЗА
	D7	D6	D5	D4	D3	D2	D1	D0	

TEXAS INSTRUMENTS

Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
		CONTROLLER	AREA NETWOR	K (CAN) CONFI	GURATION COM	NTROL REGISTE	RS (CONTINUE	D)	
0721Dh	D15	D14	D13	D12	D11	D10	D9	D8	MBX3B
0/21011	D7	D6	D5	D4	D3	D2	D1	D0	IVIDAGE
0721Eh	D15	D14	D13	D12	D11	D10	D9	D8	MBX3C
UZIEII	D7	D6	D5	D4	D3	D2	D1	D0	IVIBASC
0721Fh	D15	D14	D13	D12	D11	D10	D9	D8	MBX3D
0/21111	D7	D6	D5	D4	D3	D2	D1	D0	WIBASD
				Message	e Object #4				
070006	IDL-15	IDL-14	IDL-13	IDL-12	IDL-11	IDL-10	IDL-9	IDL-8	Mecipal
07220h	IDL-7	IDL-6	IDL-5	IDL-4	IDL-3	IDL-2	IDL-1	IDL-0	MSGID4L
070046	IDE	AME	AAM	IDH-28	IDH-27	IDH-26	IDH-25	IDH-24	Mecipali
07221h	IDH-23	IDH-22	IDH-21	IDH-20	IDH-19	IDH-18	IDH-17	IDH-16	MSGID4H
070006	_	_	_	_	_	_	_	_	MECCEPIA
07222h	_	_	_	RTR	DLC3	DLC2	DLC1	DLC0	MSGCTRL4
07223h				Res	served				
070045	D15	D14	D13	D12	D11	D10	D9	D8	NADY 4A
07224h	D7	D6	D5	D4	D3	D2	D1	D0	MBX4A
070056	D15	D14	D13	D12	D11	D10	D9	D8	MBV4B
07225h	D7	D6	D5	D4	D3	D2	D1	D0	MBX4B
070006	D15	D14	D13	D12	D11	D10	D9	D8	MBY4C
07226h	D7	D6	D5	D4	D3	D2	D1	D0	MBX4C
07227h	D15	D14	D13	D12	D11	D10	D9	D8	MBX4D
07227h	D7	D6	D5	D4	D3	D2	D1	D0	IVIBA4D
				Message	e Object #5				
070001	IDL-15	IDL-14	IDL-13	IDL-12	IDL-11	IDL-10	IDL-9	IDL-8	MOOIDEL
07228h	IDL-7	IDL-6	IDL-5	IDL-4	IDL-3	IDL-2	IDL-1	IDL-0	MSGID5L
070006	IDE	AME	AAM	IDH-28	IDH-27	IDH-26	IDH-25	IDH-24	MOOIDELL
07229h	IDH-23	IDH-22	IDH-21	IDH-20	IDH-19	IDH-18	IDH-17	IDH-16	MSGID5H
070045	_	_	_	_	_	_	_	_	MOCOTOLE
0722Ah	_	_	_	RTR	DLC3	DLC2	DLC1	DLC0	MSGCTRL5
0722Bh				Res	served				
070006	D15	D14	D13	D12	D11	D10	D9	D8	MDVEA
0722Ch	D7	D6	D5	D4	D3	D2	D1	D0	MBX5A
0700Db	D15	D14	D13	D12	D11	D10	D9	D8	MDVED
0722Dh	D7	D6	D5	D4	D3	D2	D1	D0	MBX5B
070056	D15	D14	D13	D12	D11	D10	D9	D8	MBVEC
0722Eh	D7	D6	D5	D4	D3	D2	D1	D0	MBX5C
07225	D15	D14	D13	D12	D11	D10	D9	D8	MBX5D
0722Fh	D7	D6	D5	D4	D3	D2	D1	D0	INIDVOD
07230h									
to 073FFh				III	legal				
07 31 1 11									_



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
ADDK	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
		GENERA	L-PURPOSE (G	P) TIMER CONF	IGURATION CO	NTROL REGIST	TERS – EVA		
74006	_	T2STAT	T1STAT	-	_	T2TC	ADC	T1TOADC(1)	CDTCONA
07400h	T1TOADC(0)	TCOMPOE	-	_	T2	PIN	T.	1PIN	GPTCONA
24045	D15	D14	D13	D12	D11	D10	D9	D8	TACNIT
07401h	D7	D6	D5	D4	D3	D2	D1	D0	T1CNT
7402h	D15	D14	D13	D12	D11	D10	D9	D8	TACMED
07402h	D7	D6	D5	D4	D3	D2	D1	D0	T1CMPR
74006	D15	D14	D13	D12	D11	D10	D9	D8	TADD
)7403h	D7	D6	D5	D4	D3	D2	D1	D0	T1PR
24045	FREE	SOFT	_	TMODE1	TMODE0	TPS2	TPS1	TPS0	TAGON
07404h	_	TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	_	T1CON
.=	D15	D14	D13	D12	D11	D10	D9	D8	
07405h	D7	D6	D5	D4	D3	D2	D1	D0	T2CNT
	D15	D14	D13	D12	D11	D10	D9	D8	1
07406h	D7	D6	D5	D4	D3	D2	D1	D0	T2CMPR
	D15	D14	D13	D12	D11	D10	D9	D8	Ī
07407h	D7	D6	D5	D4	D3	D2	D1	D0	T2PR
	FREE	SOFT	_	TMODE1	TMODE0	TPS2	TPS1	TPS0	1
07408h	T2SWT1	TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	SELT1PR	T2CON
)7409h		<u>I</u>				.0250			1
to			FULL AND		legal				
to			FULL AND	SIMPLE COMP	legal				
to 07410h	CENABLE	CLD1	FULL AND		legal		FCOMPOE	PDPINTA STATUS	COMCONA
to 07410h 07411h	CENABLE	CLD1		SIMPLE COMP SVENABLE	ARE UNIT REGI ACTRLD1	STERS – EVA		PDPINTA	COMCONA
to 07410h 07411h	_	_	CLD0	SIMPLE COMP SVENABLE —	ARE UNIT REGI ACTRLD1 — legal	STERS – EVA ACTRLD0 —	FCOMPOE —	PDPINTA STATUS —	COMCONA
to 07410h 07411h 07412h	 SVRDIR	— D2	CLD0 — D1	SIMPLE COMP SVENABLE — II D0	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1	STERS - EVA ACTRLD0 CMP6ACT0	FCOMPOE — CMP5ACT1	PDPINTA STATUS — CMP5ACT0	
to 07410h 07411h 07412h	_	_	CLD0	SIMPLE COMP SVENABLE —	ARE UNIT REGI ACTRLD1 — legal	STERS – EVA ACTRLD0 —	FCOMPOE —	PDPINTA STATUS —	COMCONA
to 07410h 07411h 07412h 07413h	 SVRDIR	— D2	CLD0 — D1	SVENABLE SVENABLE II D0 CMP3ACT0	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1	STERS - EVA ACTRLD0 CMP6ACT0	FCOMPOE — CMP5ACT1	PDPINTA STATUS — CMP5ACT0	
to 07410h 07411h 07412h 07413h	 SVRDIR	— D2	CLD0 — D1	SVENABLE SVENABLE II D0 CMP3ACT0	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1	STERS - EVA ACTRLD0 CMP6ACT0	FCOMPOE — CMP5ACT1	PDPINTA STATUS — CMP5ACT0	ACTRA
to 07410h 07411h 07412h 07413h	 SVRDIR	— D2	CLD0 — D1	SVENABLE SVENABLE II D0 CMP3ACT0	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0	FCOMPOE — CMP5ACT1 CMP1ACT1	PDPINTA STATUS — CMP5ACT0 CMP1ACT0	
07409h to 07410h 07411h 07412h 07414h 07415h 07416h	SVRDIR CMP4ACT1	D2 CMP4ACT0	CLD0 — D1 CMP3ACT1	SIMPLE COMP SVENABLE — II D0 CMP3ACT0 II — DBTPS2	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal DBT3	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2	FCOMPOE — CMP5ACT1 CMP1ACT1	PDPINTA STATUS — CMP5ACT0 CMP1ACT0	ACTRA
to 07410h 07411h 07412h 07413h 07414h 07415h	SVRDIR CMP4ACT1	D2 CMP4ACT0	CLD0 — D1 CMP3ACT1	SIMPLE COMP SVENABLE — II D0 CMP3ACT0 II — DBTPS2	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal DBT3 DBTPS1	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2	FCOMPOE — CMP5ACT1 CMP1ACT1	PDPINTA STATUS — CMP5ACT0 CMP1ACT0	ACTRA DBTCONA
to 07410h 07411h 07412h 07413h 07414h 07415h	SVRDIR CMP4ACT1 — EDBT3	D2 CMP4ACT0 — EDBT2	CLD0 D1 CMP3ACT1 — EDBT1	SIMPLE COMP SVENABLE II D0 CMP3ACT0 II DBTPS2	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal DBT3 DBTPS1 legal	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2 DBTPS0	FCOMPOE CMP5ACT1 CMP1ACT1 DBT1	PDPINTA STATUS CMP5ACT0 CMP1ACT0 DBT0	ACTRA
to 07410h 07411h 07412h 07413h 07414h 07415h 07416h	SVRDIR CMP4ACT1 — EDBT3 D15	D2 CMP4ACT0 — EDBT2 D14	CLD0 D1 CMP3ACT1 — EDBT1	SIMPLE COMP SVENABLE — II D0 CMP3ACT0 II — DBTPS2 II D12	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal DBT3 DBT9S1 legal D11	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2 DBTPS0 D10	FCOMPOE CMP5ACT1 CMP1ACT1 DBT1 DBT1 D9	PDPINTA STATUS — CMP5ACT0 CMP1ACT0 DBT0 — D8	ACTRA DBTCONA CMPR1
to 07410h 07411h 07412h 07413h 07414h 07415h 07416h	SVRDIR CMP4ACT1 — EDBT3 D15 D7	D2 CMP4ACT0 — EDBT2 D14 D6	CLD0 — D1 CMP3ACT1 — EDBT1 D13 D5	SIMPLE COMP SVENABLE — II D0 CMP3ACT0 II — DBTPS2 II D12 D4	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal DBT3 DBTPS1 legal D11 D3	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2 DBTPS0 D10 D2	FCOMPOE — CMP5ACT1 CMP1ACT1 DBT1 — D9 D1	PDPINTA STATUS — CMP5ACT0 CMP1ACT0 DBT0 — D8 D0	ACTRA DBTCONA
to 07410h 07411h 07412h 07413h 07414h 07415h 07416h 07417h	SVRDIR CMP4ACT1 — EDBT3 D15 D7 D15	D2 CMP4ACT0 — EDBT2 D14 D6 D14	CLD0 — D1 CMP3ACT1 — EDBT1 D13 D5 D13	SIMPLE COMP SVENABLE — II D0 CMP3ACT0 II — DBTPS2 II D12 D4 D12	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal DBT3 DBT9S1 legal D11 D3 D11	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2 DBTPS0 D10 D2 D10	FCOMPOE — CMP5ACT1 CMP1ACT1 DBT1 — D9 D1 D9	PDPINTA STATUS — CMP5ACT0 CMP1ACT0 DBT0 — D8 D0 D8	ACTRA DBTCONA CMPR1 CMPR2
to 07410h 07411h 07412h 07413h 07414h 07415h 07416h 07417h	SVRDIR CMP4ACT1 — EDBT3 D15 D7 D15 D7	D2 CMP4ACT0 — EDBT2 D14 D6 D14 D6	CLD0 — D1 CMP3ACT1 — EDBT1 D13 D5 D13 D5	SIMPLE COMP SVENABLE — II D0 CMP3ACT0 II — DBTPS2 II D12 D4 D12 D4	ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 CMP2ACT1 legal DBT3 DBTPS1 legal D11 D3 D11 D3	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2 DBTPS0 D10 D2 D10 D2	FCOMPOE — CMP5ACT1 CMP1ACT1 DBT1 — D9 D1 D9 D1 D9 D1	PDPINTA STATUS CMP5ACT0 CMP1ACT0 DBT0 D8 D0 D8 D0 D8	DBTCONA CMPR1
to 07410h 07411h 07412h 07413h 07414h	— SVRDIR CMP4ACT1 — EDBT3 — D15 — D7 — D15 — D7 — D15	D2 CMP4ACT0 — EDBT2 D14 D6 D14 D6 D14 D6 D14	CLD0 — D1 CMP3ACT1 — EDBT1 D13 D5 D13 D5 D13 D5 D13	SIMPLE COMP SVENABLE — II D0 CMP3ACT0 II — DBTPS2 II D12 D4 D12 D4 D12 D4 D12	legal ARE UNIT REGI ACTRLD1 — legal CMP6ACT1 legal DBT3 DBTPS1 legal D11 D3 D11 D3 D11	STERS - EVA ACTRLD0 CMP6ACT0 CMP2ACT0 DBT2 DBTPS0 D10 D2 D10 D2 D10 D2 D10	FCOMPOE — CMP5ACT1 CMP1ACT1 DBT1 — D9 D1 D9 D1 D9 D1 D9	PDPINTA STATUS CMP5ACT0 CMP1ACT0 DBT0 D8 D0 D8 D0 D8 D0 D8	ACTRA DBTCONA CMPR1 CMPR2



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
ļ			(CAPTURE UNIT	REGISTERS -				_
07420h	CAPRES	CAPO	QEPN	CAP3EN		CAP3TSEL	CAP12TSEL	CAP3TOADC	CAPCONA
07 12011	CAP1	EDGE	CAP2	EDGE	CAP3	SEDGE			
07421h			•		legal				_
07422h		-	CAPS	BFIFO	CAP	2FIFO	CAF	P1FIFO	CAPFIFOA
07 12211		_	_	_	_	_	_	_	
07423h	D15	D14	D13	D12	D11	D10	D9	D8	CAP1FIFO
07 12011	D7	D6	D5	D4	D3	D2	D1	D0	
07424h	D15	D14	D13	D12	D11	D10	D9	D8	CAP2FIFO
07.12	D7	D6	D5	D4	D3	D2	D1	D0	
07425h	D15	D14	D13	D12	D11	D10	D9	D8	CAP3FIFO
07 12011	D7	D6	D5	D4	D3	D2	D1	D0	107 01 0
07426h			•		legal				_
07427h	D15	D14	D13	D12	D11	D10	D9	D8	CAP1FBOT
07 12711	D7	D6	D5	D4	D3	D2	D1	D0	10/11/11/201
07428h	D15	D14	D13	D12	D11	D10	D9	D8	CAP2FBOT
07 12011	D7	D6	D5	D4	D3	D2	D1	D0	
07429h	D15	D14	D13	D12	D11	D10	D9	D8	CAP3FBOT
07 12011	D7	D6	D5	D4	D3	D2	D1	D0	J 07 11 01 D0 1
0742Ah					U I				
to 0742Bh				"	llegal				
ŀ			EVENT MANA	GER (EVA) INT	ERRUPT CONT	ROL REGISTERS	 S		1
ľ				, ,		T10FINT	T1UFINT	T1CINT	1
074006	_	_	_	_	_	ENA	ENA	ENA	EVAINAD A
0742Ch	T1PINT	_	_	_	CMP3INT	CMP2INT	CMP1INT	PDPINTA	EVAIMRA
	ENA				ENA	ENA	ENA	ENA	1
0742Dh	_	_	_	_	T2OFINT ENA	T2UFINT ENA	T2CINT ENA	T2PINT ENA	EVAIMRB
			_	_	LIVA	LINA	LINA	LIVA	1
0742Eh					<u> </u>	CAP3INT	CAP2INT	CAP1INT	EVAIMRC
0742211	_	_	_	_	_	ENA	ENA	ENA	LVAIIVIICO
ľ						T10FINT	T1UFINT	T1CINT	1
074056	_	_	_	_	_	FLAG	FLAG	FLAG	
0742Fh	T1PINT FLAG	_	_	_	CMP3INT FLAG	CMP2INT FLAG	CMP1INT FLAG	PDPINTA FLAG	EVAIFRA
	_	_	_	_	_	_	_	_	1
07430h					T20FINT	T2UFINT	T2CINT	T2PINT	EVAIFRB
	_	_	_	_	FLAG	FLAG	FLAG	FLAG	_
		<u> </u>	_	_					
07431h	_	_	_	_	_	CAP3INT FLAG	CAP2INT FLAG	CAP1INT FLAG	EVAIFRC
07432h		<u> </u>			<u> </u>		1	_	1
to				II	llegal				
074FFh									J
					0040 1 1				



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8]
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
		GENERA	L-PURPOSE (G	P) TIMER CONF	IGURATION CO	NTROL REGIST	ERS – EVB		
07500h	_	T4STAT	T3STAT	_	_	T4TO	ADC	T3TOADC(1)	GPTCONB
0730011	T3TOADC(0)	TCOMPOEB	-	_	T4	PIN	ТЗ	PIN	GFTCOND
07501h	D15	D14	D13	D12	D11	D10	D9	D8	T3CNT
0730111	D7	D6	D5	D4	D3	D2	D1	D0	130111
07502h	D15	D14	D13	D12	D11	D10	D9	D8	T3CMPR
0730211	D7	D6	D5	D4	D3	D2	D1	D0	130WITK
07503h	D15	D14	D13	D12	D11	D10	D9	D8	T3PR
0730311	D7	D6	D5	D4	D3	D2	D1	D0	ISFK
07504h	FREE	SOFT	_	TMODE1	TMODE0	TPS2	TPS1	TPS0	T3CON
0730411	_	TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	_	ISCON
07505h	D15	D14	D13	D12	D11	D10	D9	D8	T4CNT
0730311	D7	D6	D5	D4	D3	D2	D1	D0	14CN1
07506h	D15	D14	D13	D12	D11	D10	D9	D8	T4CMPR
0750011	D7	D6	D5	D4	D3	D2	D1	D0	14CIVIFK
07E07b	D15	D14	D13	D12	D11	D10	D9	D8	T4PR
07507h	D7	D6	D5	D4	D3	D2	D1	D0	IAPR
075006	FREE	SOFT		TMODE1	TMODE0	TPS2	TPS1	TPS0	TACON
07508h	T4SWT3	TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	SELT3PR	T4CON
07509h									
to 07510h				Re	served				
0701011			FIII AND	SIMPLE COMP	ARE LINIT REGI	ISTERS_ EVR			-
								PDPINTB	1
07511h	CENABLE	CLD1	CLD0	SVENABLE	ACTRLD1	ACTRLD0	FCOMPOEB	STATUS	COMCONB
	_	_	_	_	_	_	_	_	
07512h				Re	served				1
	SVRDIR	D2	D1	D0	CMP12ACT1	CMP12ACT0	CMP11ACT1	CMP11ACT0	1
07513h	CMP10ACT1	CMP10ACT0	CMP9ACT1	CMP9ACT0	CMP8ACT1	CMP8ACT0	CMP7ACT1	CMP7ACT0	ACTRB
07514h				Re	served	•			1
	_	_	_	_	DBT3	DBT2	DBT1	DBT0	1
07515h	EDBT3	EDBT2	EDBT1	DBTPS2	DBTPS1	DBTPS0	_	_	DBTCONB
07516h				Re	served				1
	D15	D14	D13	D12	D11	D10	D9	D8	1
07517h	D7	D6	D5	D4	D3	D2	D1	D0	CMPR4
	D15	D14	D13	D12	D11	D10	D9	D8	1
07518h	D7	D6	D5	D4	D3	D2	D1	D0	CMPR5
	D15	D14	D13	D12	D11	D10	D9	D8	1
07519h	D7	D6	D5	D4	D3	D2	D1	D0	CMPR6
0751Ah									
to				Re	served				
0751Fh									J



Table 18. LF240xA DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
				CAPTURE UNIT	REGISTERS- E	VB			
07520h	CAPRES	CAPO	QEPN	CAP6EN	_	CAP6TSEL	CAP45SEL	CAP6TOADC	CAPCONB
0752011	CAP4	EDGE	CAP5	EDGE	CAP6	EDGE		_	CAPCONB
07521h					served				
07522h	-	-	CAP	FIFO	CAP	5FIFO	CAF	24FIFO	CAPFIFOB
0702211	_	_	_	_	_	_	_	_	071111101
07523h	D15	D14	D13	D12	D11	D10	D9	D8	CAP4FIFO
0702011	D7	D6	D5	D4	D3	D2	D1	D0	0711 41 11 0
07524h	D15	D14	D13	D12	D11	D10	D9	D8	CAP5FIFO
0702111	D7	D6	D5	D4	D3	D2	D1	D0	
07525h	D15	D14	D13	D12	D11	D10	D9	D8	CAP6FIFO
	D7	D6	D5	D4	D3	D2	D1	D0	
07526h		1			served	•			
07527h	D15	D14	D13	D12	D11	D10	D9	D8	CAP4FBOT
	D7	D6	D5	D4	D3	D2	D1	D0	
07528h	D15	D14	D13	D12	D11	D10	D9	D8	CAP5FBOT
	D7	D6	D5	D4	D3	D2	D1	D0	
07529h	D15	D14	D13	D12	D11	D10	D9	D8	CAP6FBOT
	D7	D6	D5	D4	D3	D2	D1	D0	
0752Ah to				Po	served				
0752Bh				110	serveu				
			EVENT MANA	GER (EVB) INT	ERRUPT CONT	ROL REGISTERS	3		1
	_	_	_	_	_	T3OFINT ENA	T3UFINT ENA	T3CINT ENA	
0752Ch	T3PINT				CMP6INT	CMP5INT	CMP4INT	PDPINTB	EVBIMRA
	ENA	_	_	_	ENA	ENA	ENA	ENA	
	_	_	_	_	_	_	_	_	1
0752Dh	_	_	_	_	T40FINT	T4UFINT	T4CINT	T4PINT	EVBIMRB
					ENA	ENA	ENA	ENA	4
075055	_	_	_	_	_	-			EV/DIMBO
0752Eh	_	_	-	_	_	CAP6INT ENA	CAP5INT ENA	CAP4INT ENA	EVBIMRC
	_	_	_	_	-	T3OFINT FLAG	T3UFINT FLAG	T3CINT FLAG	
0752Fh	T3PINT FLAG	_	_	_	CMP6INT FLAG	CMP5INT FLAG	CMP4INT FLAG	PDPINTB FLAG	EVBIFRA
	_	_	_	_	_	_	_	_	1
07530h					T40FINT	T4UFINT	T4CINT	T4PINT	EVBIFRB
	I	_	ı	ı	FLAG	FLAG	FLAG	FLAG	
	_	_	_	_	_	_	_	_	
07531h	_	_	_	_	_	CAP6INT FLAG	CAP5INT FLAG	CAP4INT FLAG	EVBIFRC
07532h						•]
to 0753Fh				Re	served				
UISSEII									J
		Indicates chang	ge with respect to	the F243/F241,	C242 device reg	jister maps.			

Table 18. LF240xA DSP Peripheral Register Description (Continued)


ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
				KEY RI	EGISTERS			
077F0h			I	High Word of the	64-Bit KEY Regi	ster		
077F1h	Third Word of the 64-Bit KEY Register							
077F2h	Second Word of the 64-Bit KEY Register							
077F3h	Low Word of the 64-Bit KEY Register							
			PROGRA	AM MEMORY SF	PACE – FLASH F	REGISTERS		
0xx00h					_	_	_	_
UXXUUII			_	_	PWR DWN	KEY1	KEY0	EXEC
0xx01h	_	_	_	_	_	_	WSVER EN	PRECND Mode1
	PRECND Mode0	ENG/R Mode2	ENG/R Mode1	ENG/R Mode0	FCM3	FCM2	FCM1	FCM0
0xx02h								
0xx03h								
0xx04h	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
0xx05h	_	_	_	_	_	_	_	_
0220011			_	_	_	_	_	_
0xx06h		-	_		_	_	_	_
	_	_	_	_	SECT 4 ENABLE	SECT 3 ENABLE	SECT 2 ENABLE	SECT 1 ENABLE
				I/O MEM	ORY SPACE			
0FF0Fh		_	_	_	_			_
		1	WAIT-S	TATE GENERAT	OR CONTROL	Т		1
0FFFFh		_	_		_	BVIS.1	BVIS.0	ISWS.2
	ISWS.1	ISWS.0	DSWS.2	DSWS.1	DSWS.0	PSWS.2	PSWS.1	PSWS.0

 $[\]ensuremath{^{\dagger}}$ Register shown with bits set in $\ensuremath{\text{\bf register mode}}.$

MECHANICAL DATA

PGE (S-PQFP-G144)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

Typical Thermal Resistance Characteristics

PARAMETER	DESCRIPTION	°C/W	
ΘЈΑ	Junction-to-ambient	44	
ΘJC	Junction-to-case	13	





PACKAGE OPTION ADDENDUM

5-Feb-2007

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SM320LF2407APGEMEP	ACTIVE	LQFP	PGE	144	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04608-01XE	ACTIVE	LQFP	PGE	144	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PGE (S-PQFP-G144)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated