

MP2148 1A Synchronous Step-down Converter

with 11µA Iq in Ultra-small 1x1.5mm QFN

The Future of Analog IC Technology

DESCRIPTION

The MP2148 is a monolithic, step-down, switchmode converter with built-in internal power MOSFETs. It achieves 1A continuous output current from a 2.3V-to-5.5V input voltage with excellent load and line regulation. The output voltage can be regulated to as low as 0.6V.

The Constant-On-Time control scheme provides fast transient response and eases loop stabilization. Fault protections include cycle-bycycle current limiting and thermal shutdown.

The MP2148 is available in an ultra-small QFN-6 (1.0mmx1.5mm) package and requires a minimal number of readily available standard external components.

The MP2148 is ideal for a wide range of applications including high performance DSPs, wireless power, portable and mobile devices, and other low-power systems.

FEATURES


- Low I_Q: 11μA
- 2.2MHz Switching Frequency
- EN for Power Sequencing
- Power Good Only for Fixed Output Version
- Wide 2.3V-to-5.5V Operating Input Range
- Output Adjustable from 0.6V
- Up to 1A Output Current
- 120mΩ and 80mΩ Internal Power MOSFET Switches
- Output Discharge
- 100% Duty Cycle
- Short-Circuit Protection with Hiccup Mode
- Stable with Low ESR Output Ceramic Capacitors
- Available in a QFN-6 (1.0mmx1.5mm) Package

APPLICATIONS

- Wireless/Networking Cards
- Portable and Mobile Devices
- Battery Powered /Wearable Devices
- Low Voltage I/O System Power

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



v. 1.11 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.



Part Number*	Package	Top Marking	V _{OUT} Range
MP2148GQD		See Below	Adjustable
MP2148GQD-12	QFN-6 (1.0mmx1.5mm)	See Below	Fixed 1.2V
MP2148GQD-15		See Below	Fixed 1.5V
MP2148GQD-18		See Below	Fixed 1.8V
MP2148GQD-25		See Below	Fixed 2.5V
MP2148GQD-33		See Below	Fixed 3.3V

ORDERING INFORMATION

* For Tape & Reel, add suffix –Z (e.g. MP2148GQD–Z);

TOP MARKING

CF LL

CF: product code of MP2148GQD; LL: lot number;

TOP MARKING

DH

 \mathbf{LL}

DH: product code of MP2148GQD-12; LL: lot number;

TOP MARKING

DQ LL

DQ: product code of MP2148GQD-15; LL: lot number;



TOP MARKING

DJ LL

DJ: product code of MP2148GQD-18; LL: lot number;

TOP MARKING

DZ LL

DZ: product code of MP2148GQD-25; LL: lot number;


TOP MARKING

DN

LL

DN: product code of MP2148GQD-33; LL: lot number;





PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V _{IN}	.6 V
V _{SW}	
-0.3V (-5V for <10ns	
6V (8V for <10ns or 10V for <	3ns)
All Other Pins0.3V to	5 6V
Junction Temperature15	0°C
Lead Temperature26	0°C
Continuous Power Dissipation ($T_A = +25^{\circ}C$)	(2)
0	.6W
Storage Temperature65°C to +15	0°C
	(3)

Recommended Operating Conditions ⁽³⁾

Thermal Resistance $^{(4)}$ θ_{JA} θ_{JC}

110 °C/W

QFN-6 (1mm x1.5mm)..... 220

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.6V, T_J = -40°C to +125°C, Typical value is tested at T_J = +25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Мах	Units
Feedback Voltage		2.3V ≤ V _{IN} ≤ 5.5V, T _J =25°C	594	600	606	
(MP2148GQD Only)	V_{FB}	T _J =-40°C to +125°C	588		612	- mV
		Only for MP2148GQD- 12, Ιουτ=10mA, Τ _J =+25°C	1.188	1.2	1.212	V
		Only for MP2148GQD- 12, Ιουτ=10mA, Τ _J =-40°C to +125°C	1.176	1.2	1.224	v
		Only for MP2148GQD- 15, lou⊤=10mA, Tյ=+25°C	1.485	1.5	1.515	V
		Only for MP2148GQD- 15, Ιουτ=10mA, Τ _J =-40°C to +125°C	1.470	1.5	1.530	V
		Only for MP2148GQD- 18, Iouт=10mA, T _J =+25°C	1.782	1.8	1.818	V
Fixed Output Voltage ⁽⁷⁾		Only for MP2148GQD- 18, lou⊤=10mA, Tյ=-40°C to +125°C	1.764	1.8	1.836	V
		Only for MP2148GQD- 25, Iouт=10mA, T _J =+25°C	2.475	2.5	2.525	V
		Only for MP2148GQD- 25, louт=10mA, T _J =-40°C to +125°C	2.450	2.5	2.550	V
		Only for MP2148GQD- 33, Iouт=10mA, T _J =+25°C	3.267	3.3	3.333	V
		Only for MP2148GQD- 33, Ιουτ=10mA, Τ _J =-40°C to +125°C	3.234	3.3	3.366	v
Feedback Current (MP2148GQD only)	I _{FB}	V _{FB} = 0.63V		50	100	nA
PFET Switch On Resistance	R _{DSON P}			120		mΩ
NFET Switch On Resistance	R _{DSON N}			80		mΩ
Switch Leakage Current		V _{EN} = 0V, T _J =25°C		0	1	μA
PFET Peak Current Limit		Sourcing	1.8	2.4		Α
NFET Valley Current Limit		Sourcing, valley current limit		1.5		Α
ZCD				0		mA
On Time	T _{ON}	V _{IN} =5V, V _{OUT} =1.2V		110		ns
(MP2148GQD only)	- UN	V _{IN} =3.6V, V _{OUT} =1.2V		150		

ELECTRICAL CHARACTERISTICS

V_{IN} = 3.6V, T_J = -40°C to +125°C, Typical value is tested at T_J = +25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Мах	Units
		V_{IN} =5V, V_{OUT} =1.2V, I_{OUT} =500mA, T_{J} =25°C ⁽⁵⁾	1760	2200	2640	kHz
Switching Frequency	f _s	V _{IN} =5V, V _{OUT} =1.2V, I _{OUT} =500mA ,T _J =-40°C to +125°C ⁽⁵⁾	1650	2200	2750	kHz
Minimum Off Time	T _{MIN-OFF}			60		ns
Minimum On Time ⁽⁵⁾	T _{MIN-ON}			60		ns
Soft-Start Time	T _{SS-ON}	V _{OUT} rise from 10% to 90%		0.5		ms
Under Voltage Lockout Threshold Rising				2	2.25	V
Under Voltage Lockout Threshold Hysteresis				150		mV
EN Input Logic Low Voltage					0.4	V
EN Input Logic High Voltage			1.2			V
Output Discharge Resistor	R _{DIS}	V _{EN} =0V, V _{OUT} =1.2V		1		kΩ
EN Input Current		V _{EN} =2V		1.2		μA
		V _{EN} =0V		0		μA
Supply Current (Shutdown)		V _{EN} =0V, T _J =25°C		0	1	μA
Supply Current (Quiescent)		V _{EN} =2V, V _{FB} =0.63V, V _{IN} =3.6V,5V, T _J =25°C		11	13	μA
Power Good Leakage Current (MP2148GQD-XX only)	I _{PG}			50	100	nA
Power Good Upper Trip Threshold (MP2148GQD-XX only)		Vo with Respect to the Regulation		90		%
Power Good Lower Trip Threshold (MP2148GQD-XX only)				85		%
Power Good Delay (MP2148GQD-XX only)				70		μs
Power Good Sink Current Capability (MP2148GQD-XX only)		Sink 1mA			400	mV
Thermal Shutdown ⁽⁶⁾				160		°C
Thermal Hysteresis ⁽⁶⁾				30		°C


Notes:

Guaranteed by characterization.
 Guaranteed by design.

7) Without Sleep Mode.


TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 5V, V_{OUT} = 1.2V, L =1.0µH, T_A = +25°C, unless otherwise noted.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

 V_{IN} = 5V, V_{OUT} = 1.2V, L =1.0µH, T_A = +25°C, unless otherwise noted.





 V_{IN} = 5V, V_{OUT} = 1.2V, L =1.0µH, T_A = +25°C, unless otherwise noted.

- I -





 $V_{IN} = 5V$, $V_{OUT} = 1.2V$, L =1.0µH, $T_A = +25^{\circ}C$, unless otherwise noted.







- I -










 V_{IN} = 5V, V_{OUT} = 1.2V, L =1.0µH, T_A = +25°C, unless otherwise noted.



Short Circuit Recovery



PIN FUNCTIONS

Pin #	Name	Description
1	FB/PG	MP2148GQD: Feedback Pin. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. MP2148GQD-XX: Power Good Indicator. The output of this pin is an open drain output. Keep PG pulls up voltage is lower than Vin.
2	GND	Power Ground.
3	VIN	Supply Voltage. The MP2148 operates from a +2.3V to +5.5V unregulated input. Decouple capacitor is needed to prevent large voltage spikes from appearing at the input.
4	SW Output Switching Node. SW is the drain of the internal high-side P-Channel MOSFET. Connut the inductor to SW to complete the converter.	
5	EN	On/Off Control.
6	OUT	Output Voltage Power Rail and Input Sense Pin for Output Voltage. Connect load to this pin. Output capacitor is needed to decrease the output voltage ripple.



BLOCK DIAGRAM




Figure 1: Functional Block Diagram Note: Optional 1: FB pin is only for MP2148GQD

Optional 2: PG pin is only for MP2148GQD-XX

OPERATION

The MP2148 uses constant on-time control with input voltage feed forward to stabilize the switching frequency over the full input range. It achieves 1A continuous output current from a 2.3V-to-5.5V input voltage with excellent load and line regulation. The output voltage can be regulated to as low as 0.6V.

Constant On-Time Control

Compare to fixed frequency PWM control, constant on-time control offers a simpler control loop and a faster transient response. By using input-voltage feed forward, the MP2148 maintains a nearly constant switching frequency across the input and output voltage ranges. The switching pulse on time can be estimated as:

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 0.454 \mu s$$

To prevent inductor current runaway during load transient, MP2148 has fixed minimum off time of 60ns.

Sleep Mode Operation

MP2148 features sleep mode to get high efficiency at extreme light load. In sleep-mode, most of the circuit blocks are turned off, except the error amplifier and PWM comparator, thus the operation current is reduced to a minimal value, as Figure 2.




Figure 2: Operation Blocks at Sleep Mode

When the loading gets lighter, the ripple of the output voltage is bigger and it drives the error amplifier output (EAO) lower. When EAO hits an internal low threshold, it will be clamped at that level, MP2148 enters sleep mode. During sleep mode, the valley of the FB pin voltage is

regulated to the internal reference voltage, thus, the average output voltage is slightly higher than the output voltage at DCM or CCM mode. The on-time pulse at sleep mode is around 40% larger than that on DCM or CCM mode. Figure shows the average FB pin voltage 3 relationship with the internal reference at sleep mode.



Figure 3: FB Average Voltage at Sleep Mode

When MP2148 is in sleep mode, the average output voltage is higher than the internal reference voltage. The EAO is kept low and clamped in sleep mode. When the loading the PWM switching increases. period decreases in order to keep the output voltage regulated and the output voltage ripple is decrease relatively. Once EAO is more than internal low threshold. MP2148 will be out of sleep mode and enter DCM or CCM mode depending on the loading. In DCM or CCM mode, the EA regulates the average output voltage to the internal reference which is shown in Figure 4.



Figure 4: DCM Mode Control

There is always a loading hysteresis of entering sleep mode and leaving sleep mode due to the error amplifier clamping response time.

AAM Operation at Light-Load Operation

The MP2148 has AAM (Advanced Asynchronous Modulation) power-save mode together with ZCD (Zero Current Cross Detection) circuit for light load.

The MP2148 has AAM power-save mode for light load. Simplified AAM control theory is as Figure 5. AAM current I_{AAM} is set internally. The SW on pulse time is decided by on-timer generator and AAM comparator. At light load condition, the SW on pulse time is the longer one. If the AAM comparator pulse is longer than

on-timer generator, the operation mode is below in Figure 6.






Figure 5: Simplified AAM Control Logic



b. Increase load in AAM

Figure 6: AAM Comparator Control Ton

If the AAM comparator pulse is shorter than ontimer generator, the operation mode is below in Figure 7. Generally, using very small inductance may bring this case.





Except upper on-timer method, AAM circuit has another 150ns AAM blank time in sleep mode. That means if on-timer is less than 150ns, the high side MOSFET may turn off after on-timer generator pulse without AAM control. Just a remind, the on-time pulse at sleep mode is around 40% larger than that on DCM or CCM mode. At this condition, I_{L} may not reach AAM threshold as Figure 8.




Figure 8: AAM Blank Time in Sleep Mode

Figure9 shows AAM threshold decreases with Ton increasing gradually. For the CCM state, lo needs more than half of AAM threshold at least.




Figure 9: AAM Threshold decreases with Ton Increases.

MP2148 have a zero current cross detect circuit (ZCD) to judge if the inductor current starts to reverse. When the inductor current reaches ZCD threshold, the low side switch will be turned off.

AAM mode together with ZCD circuit make MP2148 always work on DCM mode at light load, even if Vo is closed to Vin.

Enable

When input voltage is greater than the undervoltage lockout threshold (UVLO), typically 2V, MP2148 can be enabled by pulling EN pin to higher than 1.2V. Leaving EN pin float or pull down to ground will disable MP2148. There is an internal 1Meg Ohm resistor from EN pin to ground.

When the device is disabled, the part goes into output discharge mode automatically and its internal discharge MOSFET provides a resistive discharge path for the output capacitor.

Soft Start

The MP2148 has a built-in soft start that ramps up the output voltage at a controlled slew rate to avoid overshoot at startup. The soft start time is about 0.5ms typically.

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

Power Good Indictor (only for MP2148GQD-XX)

The MP2148 has an open drain and need a external pull-up resistor $(100k\Omega \sim 500k\Omega)$ for the power good indicator (Note: Keep PG pull up voltage is lower than Vin). When V_{FB} is within - 10% of regulation voltage, V_{PG} is pulled up to Vo/Vin by the external resistor. If V_{FB} exceeds the -10% window, the internal MOSFET pulls the PG to ground. The MOSFET has a maximum R_{DSON} of less than 400Ω.

Current limit

The MP2148 typically has a 2.4A high-side switch current limit. When the high side switch hits its current limit, the MP2148 will remain in hiccup mode until the current drops. This prevents the inductor current from continuing to rise and damage components.

Short Circuit and Recovery

The MP2148 will also enter short-circuit protection mode when it hits the current limit, and tries to recover with hiccup mode: The MP2148 will disable the output power stage, discharge the soft-start capacitor and then automatically try soft-start again. If the short circuit condition remains after soft-start ends, the MP2148 repeats this cycle until the short circuit disappears and output rises back to regulation level.

APPLICATION INFORMATION

COMPONENT SELECTION Setting the Output Voltage(Only for MP2148GQD)

The external resistor divider sets the output voltage (see the Typical Application on Figure13). Select the feedback resistor R1 that consider reducing Vout leakage current, typically between $100k\Omega$ to $200k\Omega$. There is not strict requirement on feedback resistor. Select R1>10k Ω is reasoned for application.

$$R2 = \frac{R1}{\frac{V_{out}}{0.6} - 1}$$

Figure 10 shows the feedback circuit.




Figure 10: Feedback Network

Table 1 lists the recommended resistors value for common output voltages.

 Table 1: Resistor Values for Common Output

Voltages				
V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)		
1.0	200(1%)	300(1%)		
1.2	200(1%)	200(1%)		
1.8	200(1%)	100(1%)		
2.5	200(1%)	63.2(1%)		
3.3	200(1%)	44.2(1%)		

Selecting the Inductor

Most applications work best with a 0.47μ H to 1.5μ H inductor. Select an inductor with a DC resistance less than $15m\Omega$ to optimize efficiency.

High frequency switch mode power supply with magnetic device has strong electronic magnetic inference for system. Any un-shield power inductor should be avoided applying as poor magnetic shielding. Shield inductor, such as metal alloy or multiplayer chip power are best candidates for application, can decrease the

influence effectively. Table2 is some suggested inductors.

Table 2: Suggestee	d Inductor List
--------------------	-----------------

Manufacturer P/N	Inductance(µH)	Manufacturer		
PIFE25201B-1R0MS	1.0	CYNTEC CO. LTD.		
1239AS-H-1R0M	1.0	Tokyo		
74438322010	1.0	Wurth		

For most designs, estimate the inductance value from the following equation.

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$

Where ΔI_L is the inductor ripple current.

Choose an inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$\mathbf{I}_{\text{L(MAX)}} = \mathbf{I}_{\text{LOAD}} + \frac{\Delta \mathbf{I}_{\text{L}}}{2}$$

Selecting the Input Capacitor

The input current to the step-down converter is and therefore requires discontinuous. а capacitor to supply the AC current to the stepdown converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 10µF capacitor is sufficient. Higher output voltages may require a 22µF capacitor to increase system stability.

The input capacitor requires an adequate ripple current rating because it absorbs the input switching current. Estimate the RMS current in the input capacitor with:

$$\mathbf{I}_{\text{C1}} = \mathbf{I}_{\text{LOAD}} \times \sqrt{\frac{V_{\text{out}}}{V_{\text{IN}}}} \times \left(1 - \frac{V_{\text{out}}}{V_{\text{IN}}}\right)}$$

The worst case occurs at V_{IN} = $2V_{OUT}$, where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, add a small and high quality ceramic 0.1μ F capacitor as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated as:

$$\Delta V_{\text{IN}} = \frac{I_{\text{LOAD}}}{f_{\text{S}} \times C1} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

Selecting the Output Capacitor

The output capacitor (C2) stabilizes the DC output voltage. Ceramic capacitors are recommended. Low ESR capacitors are preferred to limit the output voltage ripple. Estimate the output voltage ripple as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times {f_{\text{S}}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated as:

$$\Delta V_{\text{out}} = \frac{V_{\text{out}}}{f_{\text{s}} \times L_{1}} \times \left(1 - \frac{V_{\text{out}}}{V_{\text{IN}}}\right) \times R_{\text{esr}}$$

The characteristics of the output capacitor also affect the stability of the regulation system.

PCB Layout

Proper layout of the switching power supplies is very important, and sometimes critical for proper function. For the high-frequency switching converter, poor layout design can result in poor line or load regulation and stability issues.

Place the high-current paths (GND, IN and SW) very close to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. Place the external feedback resistors next to the FB pin. Keep the switching node SW short and away from the feedback network. Vout sense line need as short as possible or keeps away from power inductor, especial forbids surrounding inductor. Figure11 is advised PCB layout.




Figure 11: Two Ends of Input Decoupling Capacitor Close to Pin 2 and Pin3.

TYPICAL APPLICATION CIRCUITS

리노






Figure 12: Typical Application Circuit for MP2148GQD

Note: VIN<3.3V may need more input capacitor.







2. V_{IN}>V_{OUT} for application.




PACKAGE INFORMATION

QFN-6 (1.0mmx1.5mm)







NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.