

# MOSFET – Power, Single P-Channel

-40 V, 69 m $\Omega$ , -13.2 A

# NVTFS052P04M8L

#### **Features**

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVTFWS052P04M8L Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR–Free and are RoHS Compliant

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parar	Symbol	Value	Unit		
Drain-to-Source Voltag	$V_{DSS}$	-40	V		
Gate-to-Source Voltage	€		$V_{GS}$	±20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	-13.2	Α
Current R <sub>θJC</sub> (Notes 1, 2, 4)	Steady	T <sub>C</sub> = 100°C		-9.4	
Power Dissipation	State	T <sub>C</sub> = 25°C	$P_{D}$	23	W
R <sub>θJC</sub> (Notes 1, 2)		T <sub>C</sub> = 100°C		11.5	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	-4.7	Α
Current R <sub>0JA</sub> (Notes 1, 3, 4)	Steady	T <sub>A</sub> = 100°C		-3.3	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	2.9	W
R <sub>θJA</sub> (Notes 1, 3)		T <sub>A</sub> = 100°C		1.4	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	46	Α
Operating Junction and Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C		
Source Current (Body Diode)			I <sub>S</sub>	-19	Α
Single Pulse Drain-to-S Energy (I <sub>L(pk)</sub> = -1.4 A)	E <sub>AS</sub>	54	mJ		
Lead Temperature for S (1/8" from case for 10 s)	TL	260	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain) (Notes 1, 2 and 4)	$R_{ heta JC}$	6.5	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	52	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Assumes heat-sink sufficiently large to maintain constant case temperature independent of device power.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
-40 V	69 mΩ @ -10 V	-13.2 A	
	100 mΩ @ -4.5 V	-13.2 A	

#### P-Channel MOSFET





WDFN8 3.3x3.3, 0.65P CASE 511AB



WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL WF)
CASE 515AN

#### **MARKING DIAGRAM**



XXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit	
OFF CHARACTERISTICS	•	•			•	•	·	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D =$	–250 μΑ	-40			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				23		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			-1.0	μΑ	
		$V_{GS} = 0 \text{ V}, V_{DS} = -40 \text{ V}$	T <sub>J</sub> = 125°C			-1000		
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA	
ON CHARACTERISTICS (Note 5)						-		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	- –95 μA	-1.0		-2.4	V	
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.5		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I <sub>E</sub>	<sub>)</sub> = -5 A		43.9	69	mΩ	
		$V_{GS} = -4.5 \text{ V}, I_{D}$	= -2.5 A		66.5	100	1	
Forward Transconductance	9FS	V <sub>DS</sub> = −1.5 V, I <sub>D</sub>	= -15 A		11		S	
CHARGES AND CAPACITANCES	•				•	•	•	
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -20 \text{ V}$			424		pF	
Output Capacitance	C <sub>oss</sub>				161		1	
Reverse Transfer Capacitance	C <sub>rss</sub>				9.3			
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -20 \text{ V}; I_D = -10 \text{ A}$ $V_{GS} = -10 \text{ V}, V_{DS} = -20 \text{ V}; I_D = -10 \text{ A}$			3.0		nC	
					6.3		1	
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.8			
Gate-to-Source Charge	Q <sub>GS</sub>	Voc = -10 V Vp	s = _20 V		1.6			
Gate-to-Drain Charge	$Q_{GD}$	$V_{GS} = -10 \text{ V}, V_{DS}$ $I_{D} = -10$	A 20 V,		1.0			
Plateau Voltage	$V_{GP}$				3.7		V	
SWITCHING CHARACTERISTICS, VG	is = -4.5 V (No	te 6)			1			
Turn-On Delay Time	t <sub>d(on)</sub>				9.8		ns	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub>	s = _20 V		28.5			
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = -10 \text{ A}, R_G$	$= 2.5 \Omega$		10.9			
Fall Time	t <sub>f</sub>	1			6.1		1	
DRAIN-SOURCE DIODE CHARACTEI	RISTICS	<b>.</b>				1		
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V},$ $I_{S} = -5 \text{ A}$	T <sub>J</sub> = 25°C		-0.88	-1.25	V	
		$I_S = -5 A$	T <sub>J</sub> = 125°C		-0.77		1	
Reverse Recovery Time	t <sub>RR</sub>		ı		21		ns	
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = -10 \text{ A}$			12.2		1	
Discharge Time	t <sub>b</sub>				8.8		1	
Reverse Recovery Charge	Q <sub>RR</sub>				9.1	52	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche




Figure 13. Thermal Response

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVTFS052P04M8LTAG	052M	WDFN8 3.3x3.3, 0.65P (Pb-Free)	1500 / Tape & Reel
NVTFWS052P04M8LTAG	052W	WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL WF) (Pb-Free, Wettable Flanks)	1500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D


**DATE 23 APR 2012** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH
  PROTRUSIONS OR GATE BURRS.

	MILLIMETERS				INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00		0.05	0.000		0.002	
b	0.23	0.30	0.40	0.009	0.012	0.016	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D		3.30 BSC		0	.130 BSC		
D1	2.95	3.05	3.15	0.116	0.120	0.124	
D2	1.98	2.11	2.24	0.078	0.083	0.088	
E	3.30 BSC			0.130 BSC			
E1	2.95	3.05	3.15	0.116	0.120	0.124	
E2	1.47	1.60	1.73	0.058	0.063	0.068	
E3	0.23	0.30	0.40	0.009	0.012	0.016	
е		0.65 BSC	;	0.026 BSC			
G	0.30	0.41	0.51	0.012	0.016	0.020	
K	0.65	0.80	0.95	0.026	0.032	0.037	
L	0.30	0.43	0.56	0.012	0.017	0.022	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
M	1.40	1.50	1.60	0.055	0.059	0.063	
θ	0 °		12 °	0 °		12 °	




#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code Α = Assembly Location

= Year WW = Work Week = Pb-Free Package



DIMENSION: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


DOCUMENT NUMBER:	98AON30561E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

# WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL WF) CASE 515AN **ISSUE O**

**DATE 25 AUG 2020** 







NOTES:

- 1. DIMENSIONING AND TOLERANCING PERASME Y14.5M, 2009.
- CONTROLLING DIMENSION MILLIMETERS
- DIMENSION DI AND EI DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.


		<	ATED	AREA
A1	DETAIL	<del>Т</del> А	C SEATI PLANE	


	MILLIMETERS				
DIM	MIN.	NDM.	MAX.		
Α	0.70	0.75	0.80		
A1	0.00		0.05		
b	0.23	0.30	0.40		
c	0.15	0.20	0.25		
D	3.05	3.30	3.55		
D1	2.95	3.05	3.15		
D2	1.98	2.11	2.24		
Ε	3.05	3.30	3.55		
E1	2.95	3.05	3.15		
E2	1.47	1.60	1.73		
E3	0.23	0.30	0.40		
e		0.65 BSC			
G	0.30	0.41	0.51		
K	0.65	0.80	0.95		
L	0.30	0.43	0.59		
L1	0.06	0.13	0.20		
М	1.40	1.50	1.60		





DETAIL B





For additional information on our Pb-Free strategy and soldering details, please download the IN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

## **GENERIC MARKING DIAGRAM\***

XXXX AYWW= XXXX = Specific Device Code

= Assembly Location

= Year

WW = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

(Note: Microdot may be in either location)

DOCUMENT NUMBER:	98AON24556H	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFNW8 3.3x3.3, 0.65P (Full-Cut μ8FL WF)		PAGE 1 OF 1		

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales