www.ti.com

SLLS829C - APRIL 2007 - REVISED MARCH 2011

RS-232 TRANSCEIVER WITH SPLIT SUPPLY PIN FOR LOGIC SIDE

Check for Samples: TRS3386E

FEATURES

- V_L Pin for Compatibility With Mixed-Voltage Systems Down to 2.5 V on Logic Side
- Enhanced ESD Protection on RIN Inputs and DOUT Outputs
 - ±15-kV Human-Body Model
 - ±15-kV IEC 61000-4-2, Air-Gap Discharge
 - ±8-kV IEC 61000-4-2, Contact Discharge
- Low 300-µA Supply Current
- Specified 250-kbps Data Rate
- 1-µA Low-Power Shutdown
- Meets EIA/TIA-232 Specifications Down to 3 V
- Designed to be Interchangeable With Industry Standard '3386 Devices

APPLICATIONS

- Hand-Held Equipment
- PDAs
- Cell Phones
- · Battery-Powered Equipment
- Data Cables

PW OR DW PACKAGE **TOP VIEW** 20 PWRDOWN 19 V_{CC} 18 GND C1-l 3 17 DOUT1 C2+ 4 16 DOUT2 C2- 5 V- 6 15 DOUT3 DIN1 7 14 RIN1 DIN2 8 13 RIN2 DIN3 9 12 V_I 11 ROUT1 ROUT2 10

DESCRIPTION/ORDERING INFORMATION

The TRS3386E is a three-driver and two-receiver RS-232 interface device, with split supply pins for mixed-signal operations. All RS-232 inputs and outputs are protected to ±15 kV using the IEC 61000-4-2 Air-Gap Discharge method, ±8 kV using the IEC 61000-4-2 Contact Discharge method, and ±15 kV using the Human-Body Model.

The charge pump requires only four small 0.1-µF capacitors for operation from a 3.3-V supply. The TRS3386E is capable of running at data rates up to 250 kbps, while maintaining RS-232-compliant output levels.

The TRS3386E has a unique V_L pin that allows operation in mixed-logic voltage systems. Both driver in (DIN) and receiver out (ROUT) logic levels are pin programmable through the V_L pin. The TRS3386E is available in a space-saving thin shrink small-outline package (TSSOP).

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾ (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – PW	TRS3386ECPWR	RV86EC
0°C to 70°C	SOIC - DW	TRS3386ECDWR	TRS3386EC
–40°C to 85°C	TSSOP – PW	TRS3386EIPWR	RV86EI
-40 C 10 65 C	SOIC - DW	TRS3386EIDWR	TRS3386EI

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Table 1. TRUTH TABLE (SHUTDOWN FUNCTION)

PWRDWN DRIVER OUTPUTS		RECEIVER OUTPUTS	CHARGE PUMP	
L	High-Z	High-Z	Inactive	
Н	Active	Active	Active	

FUNCTIONAL BLOCK DIAGRAM



www.ti.com

TERMINAL FUNCTIONS

TERMIN	NAL	DESCRIPTION			
NAME	NO.	DESCRIPTION			
C1+	1	Positive terminal of the voltage-doubler charge-pump capacitor			
V+	2	5.5-V supply generated by the charge pump			
C1-	3	Negative terminal of the voltage-doubler charge-pump capacitor			
C2+	4	Positive terminal of the inverting charge-pump capacitor			
C2-	5	Negative terminal of the inverting charge-pump capacitor			
V-	6	–5.5-V supply generated by the charge pump			
DIN1 DIN2 DIN3	7 8 9	Driver inputs			
ROUT2 ROUT1	10 11	Receiver outputs. Swing between 0 and V _L .			
V_L	12	Logic-level supply. All CMOS inputs and outputs are referenced to this supply.			
RIN2 RIN1	13 14	RS-232 receiver inputs			
DOUT3 DOUT2 DOUT1	15 16 17	RS-232 driver outputs			
GND	18	Ground			
V _{CC}	19	3-V to 5.5-V supply voltage			
PWRDWN	20	Powerdown input L = Powerdown H = Normal operation			

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	V _{CC} to GND		-0.3	6	V
	V _L to GND		-0.3	V _{CC} + 0.3	V
	V+ to GND		-0.3	7	V
	V- to GND		0.3	- 7	V
	V+ + V- ⁽²⁾			13	V
.,	land traite an	DIN, PWRDWN to GND	-0.3	6	
VI	Input voltage	RIN to GND		±25	V
.,	Outrout walta as	DOUT to GND		±13.2	V
Vo	Output voltage	ROUT	-0.3	V _L + 0.3	
	Short-circuit duration DOUT to GND	•		-0.3 6 -0.3 V _{CC} + 0.3 -0.3 7 0.3 -7 13 -0.3 6 ±25 ±13.2 -0.3 V _L + 0.3 Continuous	
	Continuous power dissipation	T _A = 70°C, 20-pin TSSOP (derate 7 mW/°C above 70°C)		559	mW
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C
	Lead temperature (soldering, 10 s)			0.3	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

⁽²⁾ V+ and V- can have maximum magnitudes of 7 V, but their absolute difference cannot exceed 13 V.



Recommended Operating Conditions

				MIN	MAX	UNIT
V_{CC}	Supply voltage			3	5.5	V
V_L	Supply voltage			2.25	V_{CC}	V
	Input logic threshold low DIN, PWRDWN	V _L = 3 V or 5.5 V		8.0	.,	
		V _L = 2.3 V		0.6	V	
	Input logic threshold high DIN, PWRDWN	V _L = 5.5 V	2.4			
		DIN, PWRDWN	V _L = 3 V	2.0		V
			$V_{L} = 2.7 \text{ V}$	1.4		
	On a ratio a tarea a rationa		TRS3386ECPWR	0	70	°C
	Operating temperature		TRS3386EIPWR	-40	85	°C
	Receiver input voltage			-25	25	V

Electrical Characteristics

over operating free-air temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%) (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP ⁽¹⁾		MAX	UNIT
DC Characteristics (V _{CC} = 3.3 V or 5 V, T	_A = 25°C)				
Powerdown supply current	\overline{PWRDWN} = GND, All inputs at V_{CC} or GND		1	10	μΑ
Supply current	$\overline{PWRDWN} = V_{CC}$, No load		0.3	1	mA

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

ESD Protection

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Human-Body Model	±15	
RIN, DOUT	IEC 61000-4-2 Air-Gap Discharge	±15	kV
	IEC 61000-4-2 Contact Discharge	±8	



RECEIVER SECTION

Electrical Characteristics

over operating free-air temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I _{off}	Output leakage current	ROUT, receivers disab	led		±0.05	±10	μΑ
V_{OL}	Output voltage low	$I_{OUT} = 1.6 \text{ mA}$				0.4	V
V _{OH}	Output voltage high	$I_{OUT} = -1 \text{ mA}$		$V_{L} - 0.6$	$V_{L} - 0.1$		V
\/	In a set through and laws	V _L = 5 V	0.8	1.2			
V_{IT-}	Input threshold low	$T_A = 25^{\circ}C$	$V_{L} = 3.3 \text{ V}$	0.6	1.5		V
\/	Innut throughold high	T 25°C	V _L = 5 V		1.8	2.4	\/
V _{IT+}	Input threshold high	T _A = 25°C	$V_{L} = 3.3 \text{ V}$		1.5	2.4	V
V _{hys}	Input hysteresis				0.5		V
	Input resistance	$T_A = 25^{\circ}C$		3	5	7	kΩ

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

Switching Characteristics

over operating free-air temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = 0.33 μF (tested at 5 V \pm 10%), $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		UNIT
t _{PHL}	Descriver propagation delay	Receiver input to receiver output, C _L = 150 pF		
t _{PLH}	Receiver propagation delay			μs
t _{PHL} – t _{PLH}	Receiver skew		50	ns
t _{en}	Receiver output enable time	From PWRDWN	200	ns
t _{dis}	Receiver output disable time	From PWRDWN	200	ns

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Copyright © 2007–2011, Texas Instruments Incorporated



DRIVER SECTION

Electrical Characteristics

over operating free-air temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{OH}	Output voltage swing	All driver outputs loaded with 3 $k\Omega$ to ground	±5	±5.4		V
r _O	Output resistance	$V_{CC} = V + = V - = 0$, Driver output = ±2 V	300	10M		Ω
Ios	Output short-circuit current	$V_{T_OUT} = 0$			±60	mA
I _{OZ}	Output leakage current	$V_{T_OUT} = \pm 12 \text{ V}$, Driver disabled, $V_{CC} = 0 \text{ or } 3 \text{ V to } 5.5 \text{ V}$			±25	μΑ
	Driver input hysteresis				0.5	V
	Input leakage current	DIN, PWRDWN		±0.01	±1	μΑ

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

Timing Requirements

over operating free-air temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER			MIN	TYP ⁽¹⁾	MAX	UNIT
	Maximum data rate	$R_L = 3 \text{ k}\Omega, C_L = 1000 \text{ pF}, C$	ne driver switching	250			kbps
	Time-to-exit powerdown	V _{T_OUT} > 3.7 V			100		μs
t _{PHL} - t _{PLH}	Driver skew ⁽²⁾				100		ns
		$V_{CC} = 3.3 \text{ V},$	C _L = 150 pF to 1000 pF	6		30	
	$ \begin{array}{ll} \text{Transition-region} \\ \text{slew rate} \end{array} \hspace{0.5cm} \begin{array}{ll} T_A = 25^{\circ}\text{C}, \\ R_L = 3 \text{ k}\Omega \text{ to 7 k}\Omega, \\ \text{Measured from 3 V} \\ \text{to } -3 \text{ V or } -3 \text{ V to 3 V} \end{array} $	C _L = 150 pF to 2500 pF	4		30	V/µs	


ESD Protection

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Human-Body Model	±15	
RIN, DOUT	IEC 61000-4-2 Air-Gap Discharge	±15	kV
	IEC 61000-4-2 Contact Discharge	±8	


⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) Driver skew is measured at the driver zero crosspoint.



APPLICATION INFORMATION




PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.


Figure 1. Driver Slew Rate



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50 \ \Omega$, 50% duty cycle, $t_f \le 10 \ ns$, $t_f \le 10 \ ns$.

Figure 3. Receiver Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION (Continued)



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50~\Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

Figure 4. Receiver Enable and Disable Times



REVISION HISTORY

CI	hanges from Revision B (April 2009) to Revision C						
•	Changed V_L Pin for Compatibility With Mixed-Voltage Systems Down to 2.5 V (originally 1.8 V) on the Logic Side	1					
•	Changed V _L Supply MIN value from 1.65 V to 2.25 V.	4					
•	Deleted V _L = 1.65V parameter from Input logic threshold low.	4					
•	Deleted V _L = 1.95V parameter from Input logic threshold high.	4					

www.ti.com 14-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TRS3386ECDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3386EC	
IKOSSODECDWK	ACTIVE	3010	DVV	20	2000	Rons & Green	NIPDAU	Level- 1-260C-UNLIM	0 10 70	1K33300EC	Samples
TRS3386ECPW	LIFEBUY				70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RV86EC	
TRS3386ECPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RV86EC	Samples
TRS3386ECPWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RV86EC	Samples
TRS3386EIDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3386EI	Samples
TRS3386EIPW	LIFEBUY	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RV86EI	
TRS3386EIPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RV86EI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Jun-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3386ECDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TRS3386ECPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TRS3386EIDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TRS3386EIPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 26-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3386ECDWR	SOIC	DW	20	2000	367.0	367.0	45.0
TRS3386ECPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
TRS3386EIDWR	SOIC	DW	20	2000	367.0	367.0	45.0
TRS3386EIPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Apr-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TRS3386EIPW	PW	TSSOP	20	70	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated