

Datasheet

DS000504

11-Channel Multi-Spectral Digital Sensor

v3-00 • 2020-Jun-25

Content Guide

1 General Description

The ams AS7341 is an 11-channel spectrometer enabling new consumer, commercial and laboratory applications including spectral identification, reflection and absorption for color matching, fluid or reagent analysis, passive ambient light measurement and color calibration. The spectral response is defined by individual channels covering approximately 350nm to 1000nm with 8 channels centered in the visible spectrum (VIS), plus one near-infrared (NIR) and a clear channel. The NIR channel in combination with the other VIS channels may provide information of surrounding ambient light conditions, including light source detection. Light source detection can be assisted by an integrated flicker channel that can automatically flag ambient light flicker at 50/60Hz as well as buffer data for externally calculating other flicker frequencies up to 2kHz.

AS7341 integrates high-precision optical filters onto standard CMOS silicon via nano-optic deposited interference filter technology. A built-in aperture controls the light entering the sensor array to increase accuracy. A programmable digital GPIO and LED current controller enable light source and trigger control, as well as enabling expandability for an added external photodiode. Device control and spectral data access is implemented through a serial I²C interface. The device is available in an ultralow profile package with dimensions of 3.1mm x 2mm x 1mm.

1.1 Key Benefits & Features

The benefits and features of AS7341, 11-Channel Multi-Spectral Digital Sensor, are listed below:

1.2 Applications

- **●** High-precision reflective color point and spectral measurements
- **●** Fluid color, turbidity or reagent based constituent analysis
- **●** Spectral power distribution and passive ambient CCT measurement for home and building automation
- **●** High-end display color management

1.3 Block Diagram

The functional blocks of this device are shown below:

Figure 2 : Functional Blocks of AS7341

2 Ordering Information

amin

3 Pin Assignment

3.1 Pin Diagram

Figure 3: Pin Assignment of AS7341 (TOP VIEW)

3.2 Pin Description

Figure 4: Pin Description of AS7341

(1) Explanation of abbreviations:

DI Digital Input D_I/O Digital Input/Output
DO_OD Digital Output, open Digital Output, open drain P Power pin A_I/O Analog pin

4 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. All voltages with respect to GND/PGND. Device parameters are guaranteed at $V_{DD}=1.8V$ and $T_A=25^{\circ}C$ unless otherwise noted.

Figure 5

Absolute Maximum Ratings of AS7341

(1) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices." The lead finish for Pbfree leaded packages is "Matte Tin" (100% Sn)

5 Electrical Characteristics

All limits are guaranteed. The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. All voltages with respect to GND/PGND. Device parameters are guaranteed at VDD=1.8V and T_A=25°C unless otherwise noted.

Electrical Characteristics of AS7341

(1) While the device is operational across the temperature range, functionality will vary with temperature.

(2) Supply current values are shown at the VDD pin and do not include current through pin LDR.

(3) Active state occurs during active integration. (PON = "1" ; SP_EN = "1") If wait is enabled (WEN = "1"), supply current is lower during the wait period

(4) Idle state occurs when $PON = "1"$ and all functions are disabled

(5) Sleep state occurs when PON = "0" and I2C bus is idle. If I2C traffic is active device automatically enters idle mode.

Figure 6:

6 Optical Characteristics

All limits are guaranteed. The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. All voltages with respect to GND/PGND. Device parameters are guaranteed at VDD=1.8V and T_A=25°C unless otherwise noted.

Figure 7:

AS7341 Optical Channel Summary

Figure 8:

Optical Characteristics of Channel F1, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

(3) Refer t[o Figure 16:](#page-12-0)

[Typical LED Spectra Used in Final Test of AS7341](#page-12-0)

Figure 9:

Optical Characteristics of Channel F2, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

(3) Refer t[o Figure 16:](#page-12-0)

Figure 10:

Optical Characteristics of Channel F3, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

(3) Refer t[o Figure 16:](#page-12-0)

[Typical LED Spectra Used in Final Test of AS7341](#page-12-0)

Figure 11:

Optical Characteristics of Channel F4, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

(3) Refer t[o Figure 16:](#page-12-0)

[Typical LED Spectra Used in Final Test of AS7341](#page-12-0)

Figure 12:

Optical Characteristics of Channel F5, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

(3) Refer t[o Figure 16:](#page-12-0)

Figure 13:

Optical Characteristics of Channel F6, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

Refer to Figure 16:

[Typical LED Spectra Used in Final Test of AS7341](#page-12-0)

Figure 14:

Optical Characteristics of Channel F7, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

(3) Refer t[o Figure 16:](#page-12-0)

Figure 15:

Optical Characteristics of Channel F8, AGAIN: 64x, Integration Time: 27.8ms

(1) Parameter measured on a production ongoing sample bases on glass using diffused light

(2) The following diffuser is used in final test on top of AS7341: ED1-C50

(3) Refer t[o Figure 16:](#page-12-0)

[Typical LED Spectra Used in Final Test of AS7341](#page-12-0)

Figure 16:

amin

Figure 17:

Optical Characteristics of AS7341, AGAIN: 64x, Integration Time: 27.8ms (unless otherwise noted)

amill

(1) The typical 3-sigma distribution is between 0 and 1 counts for AGAIN setting of 16x.

(2) The gain ratios are calculated relative to the response with integration time: 27.8ms and AGAIN: 64x.

(3) ADC noise is calculated as the standard deviation of 1000 data samples divided by full scale.

(4) Integration time, in milliseconds, is equal to: $(ATIME + 1) \times (ASTEP + 1) \times 2.78 \mu s$

(5) Refer t[o Figure 16:](#page-12-0)

[Typical LED Spectra Used in Final Test of AS7341](#page-12-0)

(6) Register 0xD6 / AZ_CONFIG is set to "1" – auto zero done before every integration cycle

amin

7 Typical Operating Characteristics

Figure 18:

Normalized Spectral Responsivity

Figure 19: Measured Spectral Responsivity Relative to F8(1)

(1) Fx_256x…AGAIN = 256x, diffuser mounted on top of package surface

8 Functional Description

Upon power-up (POR), the device initializes. During initialization (typically 200μs), the device will deterministically send NAK on I²C and cannot accept I²C transactions. All communication with the device must be delayed and all outputs from the device must be ignored including interrupts. After initialization, the device enters the SLEEP state. In this operational state, the internal oscillator and other circuitry are not active, resulting in ultra-low power consumption. If an I²C transaction occurs during this state, the I²C core wakes up temporarily to service the communication. Once the Power ON bit, "PON", is enabled, the device enters the IDLE state in which the internal oscillator and attendant circuitry are active, but power consumption remains low. Whenever the spectral measurement is enabled (SP_EN = "1") the device enters the ACTIVE state. If the spectral measurement is disabled (SP_EN = "0") the device returns to the IDLE state. The figure below describes a simplified state diagram and the typical supply currents in each state.

If Sleep after Interrupt is enabled (SAI = "1" in register 0xAC), the state machine will enter SLEEP when an interrupt occurs. Entering SLEEP does not automatically change any of the register settings (e.g. PON bit is still high, but the normal operational state is over-ridden by SLEEP state). SLEEP state is terminated when the SAI_ACTIVE bit is cleared (the status bit is in register 0xA7 and the clear status bit is in register 0xFA).

Figure 20: Simplified State Diagram

8.1 Channel Architecture

The device features 6 independent optical channels with a dedicated 16-bit light-to-frequency converter. Gain and integration time of the 6 channels can be adjusted with the I2C interface. A wait time can be programed to automatically set a delay between two consecutive spectral measurements and to reduce overall power consumption. The other available channels can be accessed by a multiplexer (SMUX) connecting them to one of the internal ADCs.

Figure 21: Simplified Block Diagram

8.2 Sensor Array

The device features a 4x4-photodiode array. On top and below the photodiode array there are two photodiodes with dedicated functions such as flicker detection ("FLICKER") and near- infrared response ("NIR"). A clear channel ("C") – photodiode without filter – is provided at the left and right bottom corner. Each of the filter pairs can be mapped to one of the six internal ADCs (CH0 – CH5).

Figure 22: Sensor Array

8.3 GPIO/INT

The GPIO can be either used as input for external photodiodes or as synchronization input to start/stop the spectral measurement. (SYNS/SYND mode).The interrupt output pin INT can also be used to indicate the status (READY/BUSY) of the spectral measurement in mode SYNS and SYND.

8.4 SMUX

AS7341 integrates a sensor multiplexer (SMUX) that enables high-flexibility photodiode channel mapping to the six available ADCs. The 6 ADC limit requires that any measurement that includes more than six of the 8 VIS + 3 specialty channels will require 2 integration cycles. In all cases, after power-up, the SMUX needs to be configured before any spectral measurement is started. ams provides reference code and an application note on how to configure the SMUX. When flicker detection (FD) is used, the flicker diode needs to be configured to ADC5.

8.5 Integration Mode

The device features three modes to perform a spectral measurement. The integration mode (INT_MODE) can be configured in register 0x70 (CONFIG). For auto zero configuration refer to register 0xD6.

Figure 23:

Integration Mode Description

Figure 24 : SPM Mode

Figure 25 : SYNS Mode

Figure 26 : SYND Mode

9 I²C Interface

The device uses I²C serial communication protocol for communication. The device supports 7-bit chip addressing and both standard and full-speed clock frequency modes. Read and Write transactions comply with the standard set by Philips (now NXP). Internal to the device, an 8-bit buffer stores the register address location of the desired byte to read or write. This buffer auto-increments upon each byte transfer and is retained between transaction events (i.e. valid even after the master issues a STOP command and the I²C bus is released). During consecutive Read transactions, the future/repeated I²C Read transaction may omit the memory address byte normally following the chip address byte; the buffer retains the last register address +1. All 16-bit fields have a latching scheme for reading and writing. In general, it is recommended to use I²C bursts whenever possible, especially in this case when accessing two bytes of one logical entity. When reading these fields, the low byte must be read first, and it triggers a 16-bit latch that stores the 16-bit field. The high byte must be read immediately afterwards. When writing to these fields, the low byte must be written first, immediately followed by the high byte. Reading or writing to these registers without following these requirements will cause errors.

9.1 I²C Address

Figure 27: AS7341 I²C Slave Address

9.2 I²C Write Transaction

A Write transaction consists of a START, CHIP-ADDRESSWRITE, REGISTER-ADDRESS WRITE, DATA BYTE(S), and STOP (P). Following each byte (9TH clock pulse) the slave places an ACKNOWLEDGE/NOT- ACKNOWLEDGE (A/N) on the bus. If the slave transmits N, the master may issue a STOP.

Figure 28: I ²C Byte Write

9.3 **I**²C Read Transaction

A Read transaction consists of a START, CHIP-ADDRESSWRITE, REGISTER-ADDRESS, RESTART, CHIP-ADDRESSREAD, DATA BYTE(S), and STOP. Following all but the final byte the master places an ACK on the bus (9TH clock pulse). Termination of the Read transaction is indicated by a NACK being placed on the bus by the master, followed by STOP.

Figure 29: I ²C Read

9.4 Timing Characteristics

Figure 30:

I²C Timing Characteristics

amin

9.5 Timing Diagrams

Figure 31: I²C Slave Timing Diagram

am

10 Register Description

The device is controlled and monitored by registers accessed through the ^{I2}C serial interface. These registers provide device control functions and can be read to determine device status and acquire device data.

The register set is summarized below. The values of all registers and fields that are listed as reserved or are not listed must not be changed at any time. Two-byte fields are always latched with the low byte followed by the high byte. The "Name" column illustrates the purpose of each register by highlighting the function associated to each bit. The bits are shown from MSB (D7) to LSB (D0). GRAY fields are reserved and their values must not be changed at any time.

In order to access registers from 0x60 to 0x74 bit REG_BANK in register CFG0 (0xA9) needs to be set to "1".

10.1 Register Overview

Figure 32: Register Overview

amin

amin

10.2 Detailed Register Description

For easier readability, the detailed register description is done in groups of registers related to dedicated device functions. This is not necessarily related to its register address.

Explanation of register access abbreviations: RW = read or write $R = read$ only $W =$ write only SC = self-clearing after access

10.2.1 Enable and Configuration Register

The following registers are needed to power up and configure the device. To operate the device set bit PON = "1" first (register 0x80) after that configure the device and enable interrupts before setting SP_EN = "1". Changing configuration while SP_EN = "1" may result in invalid results. Register CONFIG (0x70) is used to set the INT_MODE (SYNS,SYND).

ENABLE Register (Address 0x80)

Figure 33: ENABLE Register

Addr: 0x80		ENABLE		
Bit	Bit Name	Default	Access	Bit Description
7	reserved	0	RW	reserved
6	FDEN	0	RW	Flicker Detection Enable. 0: Flicker Detection disabled 1: Flicker Detection enabled
5	reserved	$\mathbf{0}$	RW	reserved
4	SMUXEN	Ω	RW	SMUX Enable. 1: Starts SMUX command Note: this bit gets cleared automatically as soon as SMUX operation is finished
3	WEN	Ω	RW	Wait Enable. 0: Wait time between two consecutive spectral measurements disabled 1: Wait time between two consecutive spectral measurements enabled
2	reserved	0	RW	reserved
1	SP EN	$\mathbf{0}$	RW	Spectral Measurement Enable. 0: Spectral Measurement Disabled 1: Spectral Measurement Enabled
0	PON	$\mathbf 0$	RW	Power ON. 0: AS7341 disabled 1: AS7341 enabled Note: When bit is set, internal oscillator is activated, allowing timers and ADC channels to operate.

CONFIG Register (Address 0x70)

Figure 34:

CONFIG Register

GPIO Register (Address 0x73)

Figure 35: GPIO Register

GPIO 2 Register (Address 0xBE)

Figure 36: GPIO2 Register

LED Register (Address 0x74)

Figure 37: LED Register

INTENAB Register (Address 0xF9)

Figure 38:

INTENAB Register

CONTROL Register (Address 0xFA)

Figure 39: CONTROL Register

dmit

10.2.2 ADC Timing Configuration / Integration Time

The integration time in INT_MODE = "00" and "01" (SPM/SYNS) is set using the ATIME (0x81) and ASTEP (0xCA, 0xCB) registers. The integration time, in milliseconds, is equal to:

Equation 1: Setting the integration time

 $t_{int} = (ATIME + 1) \times (ASTEP + 1) \times 2.78 \mu s$

The reset value for ASTEP is 999 (2.78ms) and the recommended configuration for these two registers is $ASTEP = 599$ and $ATIME = 29$, which results in an integration time of 50ms. It is not allowed that both settings –ATIME and ASTEP – are set to "0".

The integration time also defines the full-scale ADC value, which is equal to:

Equation 2: ADC full scale value(1)

 $ADC_{fullscale} = (ATIME + 1) \times (ASTEP + 1)$

ATIME Register (Address 0x81)

Figure 40: ATIME Register

(1) The maximum ADC count is 65535. Any ATIME/ASTEP field setting resulting in higher ADCfullscale values would result in a full-scale of 65535.

ASTEP Register (Address 0xCA, 0xCB)

Figure 41: ASTEP Register

WTIME Register (Address 0x83)

If wait is enabled (WEN = "1" register 0x80), each new measurement is started based on WTIME. It is necessary for WTIME to be sufficiently long for spectral integration and any other functions to be completed within the period. The device will warn the user if the timing is configured incorrectly. If WTIME is too short, then SP_TRIG in register STATUS6 (ADDR: 0xA7) will be set to "1".

Figure 42: WTIME Register

ITIME Register (Address 0x63, 0x64, 0x65)

The register ITIME can be used to read-out the actual integration time in INT_MODE = "11" (SYND). In SYND mode the integration time is defined by the register "EDGE" and the device is running integration until the number of falling edges on pin GPIO is reached.

Equation 3: Calculating the integration time in SYND mode

 $t_{int} = ITIME \times 2.78 \mu s$

Figure 43: ITIME_L Register

Figure 44:

ITIME_M Register

Figure 45:

ITIME_H Register

EDGE Register (Address 0x72)

Figure 46: EDGE Register

FD_TIME Register (Address 0xD8, 0xDA)

The register FD Time 1 and FD Time 2 can be used to configure the integration time and gain (ADC 5) of the flicker detection independently from the other ADCs. The FD_TIME register is an 11-bit register with the MSB in register 0xDA (bit 10:8) and the LSB in register 0xD8 (bit 7:0). The bit FDEN (register 0x80) must be set to "1" in order to use the FD_TIME registers. If the bit FDEN is not set, ADC5 runs automatically with the same gain and integration time as ADC0 to ADC4.

Equation 4: Calculating the flicker detection integration time

 $t_{int\;FD} = FD_TIME \times 2.78 \mu s$

Figure 47: FD Time Register

Figure 48:

FD Time Register

10.2.3 ADC Configuration (gain, AGC…)

The following registers provide configuration for the 6 integrated ADCs (CH0 to CH5). It is possible to adjust the gain, configure and enable the automatic gain control (AGC) and setup the auto zero compensation for the engines.

CFG1 Register (Address 0xAA)

Figure 49: CFG1 Register

CFG10 Register (Address 0xB3)

Figure 50: CFG10 Register

amin

AZ_CONFIG Register (Address 0xD6)

The following register configures how often the spectral engine offsets are reset (auto zero) to compensate for changes of the device temperature. The typical time auto zero needs to be completed is 15ms.

Figure 51: AZ_CONFIG Register

AGC_GAIN_MAX Register (Address 0xCF)

Figure 52:

AGC_GAIN_MAX Register

CFG8 Register (Address 0xB1)

Figure 53:

CFG8 Register

10.2.4 Device Identification

The following registers provided device identification. Device ID, revision ID and auxiliary ID are read only.

AUXID Register (Address 0x90)

Figure 54: AUXID Register

REVID Register (Address 0x91)

Figure 55: REVID Register

ID Register (Address 0x92)

Figure 56: ID Register

10.2.5 Spectral Interrupt Configuration

The spectral interrupt threshold registers provide 16-bit values to be used as the high and low thresholds for comparison to the 16-bit CH0_DATA values (ADC CH0). If SP_IEN (register 0xF9) is enabled and CH0_DATA is not between the two thresholds for the number of consecutive measurements specified in APERS (register 0xBD) an interrupt is set.

SP_TH_L_LSB Register (Address 0x84)

Figure 57: SP_TH_L_LSB Register

SP_TH_L_MSB Register (Address 0x85)

Figure 58:

SP_TH_L_MSB Register

SP_TH_H_LSB Register (Address 0x86)

Figure 59: SP_TH_H_LSB Register

SP _TH_H_MSB Register (Address 0x87)

Figure 60: SP _TH_H_MSB Register

CFG12 Register (Address 0xB5)

Figure 61:

CFG12 Register

10.2.6 Device Status Register

The following register provide status of the device and indicate details about saturation, interrupts, over temperature, device execution and ambient light flicker detection.

STAT Register (Address 0x71)

Figure 62: STAT Register

STATUS Register (Address 0x93)

The primary status register for AS7341 indicates if there are saturation or interrupt events that need to be handled by the user. This register is self-clearing, meaning that writing a "1" to any bit in the register clears that status bit. In this way, the user should read the STATUS register, handle all indicated event(s) and then write the register value back to STATUS to clear the handled events. Writing "0" will not clear those bits if they have a value of "1", which means that new events that occurred since the last read of the STATUS register will not be accidentally cleared.

Figure 63: STATUS Register

STATUS 2 Register (Address 0xA3)

Figure 64: STATUS 2 Register

amin

STATUS 3 Register (Address 0xA4)

Figure 65: STATUS 3 Register

STATUS 5 Register (Address 0xA6)

Figure 66: STATUS 5 Register

amin

STATUS 6 Register (Address 0xA7)

Figure 67: STATUS 6 Register

FD_STATUS Register (Address 0xDB)

Figure 68:

FD STATUS Register

10.2.7 Spectral Data and Status

The ASTATUS register is mapped to register address 0x60 and 0x94. It provides saturation and gain status associated to each set of spectral data. Reading the ASTATUS register (0x60 or 0x94) latches all 12 spectral data bytes to that status read. Reading these bytes consecutively (0x60 to 0x6F or 0x94 to 0xA0) ensures that the data is concurrent. All spectral data are stored as 16-bit values. If flicker detection is enabled, spectral channel five (CH5 ADC) is used for the flicker detection function and CH5_DATA will read "0". The ASTATUS and spectral data registers are read only.

In SPM or SYNS mode, it is recommended to use the ASTATUS register 0x94 and spectral data register 0x94 to 0xA0. In SYND mode, it is possible to use register 0x60 to 0x6F for easier implementation.

ASTATUS Register (Address 0x60 or 0x94)

Figure 69: ASTATUS Register

CH0_DATA Register (Address 0x95/0x96)

Figure 70: CH0_DATA_L Register

Figure 71:

CH0_DATA_H Register

CH1_DATA Register (Address 0x97/0x98)

Figure 72: CH1_DATA_L Register

Figure 73:

CH1_DATA_H Register

CH2_DATA Register (Address 0x99/0x9A)

Figure 74: CH2_DATA_L Register

Figure 75:

CH2_DATA_H Register

CH3_DATA Register (Address 0x9B/0x9C)

Figure 76: CH3_DATA_L Register

Figure 77:

CH3_DATA_H Register

CH4_DATA Register (Address 0x9D/0x9E)

Figure 78: CH4_DATA_L Register

Figure 79:

CH4_DATA_H Register

CH5_DATA Register (Address 0x9F/0xA0)

Figure 80: CH5_DATA_L Register

Figure 81:

CH5_DATA_H Register

10.2.8 Miscellaneous Configuration

CFG0 Register (Address 0xA9)

Figure 82: CFG 0 Register

amin

CFG3 Register (Address 0xAC)

Figure 83: CFG 3 Register

CFG6 Register (Address 0xAF)

Figure 84:

CFG 6 Register

CFG9 Register (Address 0xB2)

Figure 85: CFG 9 Register

PERS Register (Address 0xBD)

Figure 86: PERS Register

10.2.9 FIFO Buffer Data and Status

The FIFO buffer is used to poll spectral data with fewer I²C read and write transactions. The FIFO buffer is 256 bytes of RAM containing 128 two-byte datasets. If the FIFO overflows (i.e. 129 datasets before host reads data from the FIFO buffer), an overflow flag will be set and new data will be lost. The Host acquires data by reading addresses: 0xFE – 0xFF. The register address pointer automatically wraps from 0xFF to 0xFE as data are read. Data can be read one byte at a time or in blocks, (there is no block-read length limit). When reading single bytes, the internal FIFO read pointer and the FIFO Buffer Level, FIFO_LVL, are updated each time register 0xFF is read. For block-reads, the internal FIFO read pointer and the FIFO Buffer Level, FIFO_LVL update for each two-byte entry. If the FIFO continues to be accessed after FIFO $LVL = 0$, the device will return 0 for all data. The FINT interrupt indicates when there is valid data in the FIFO buffer. The amount of unread data is indicated by the FIFO_LVL.

FIFO_MAP Register (Address 0xFC)

Figure 87: FIFO_MAP Register

FIFO_CFG0 Register (Address 0xD7)

Figure 88:

FIFO_CFG0 Register

FIFO_LVL Register (Address 0xFD)

Figure 89: FIFO_LVL Register

FDATA Register (Address 0xFE and 0xFF)

Figure 90: FDATA Register

Figure 91: FDATA Register

11 Application Information

[Figure 92](#page-58-2) shows an example how AS7341 can be utilized to interface to an external InGaAs photodiode. GPIO2 is mapped to an internal ADC.

11.1 Schematic

Application Example with External InGaAs Detector

Figure 92:

11.2 PCB Pad Layout

Figure 93:

Recommended PCB Pad Layout

(1) All dimensions are in millimeters.

(2) Dimension tolerances are 0.05mm unless otherwise noted.

(3) This drawing is subject to change without notice.

amill

11.3 Application Optical Requirements

For optimal performance, an achromatic diffuser shall be placed above the device aperture. The recommended solution is a bulk diffuser that meets the minimum recommended scattering characteristic shown below. For more details refer to the optical design guide or contact ams.

Figure 94: Diffuser Characteristics

amill

12 Package Drawings & Markings

Figure 95:

OLGA8 Package Outline Drawing

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Dimensioning and tolerance conform to ASME Y14.5M-1994.
- (3) This package contains no lead (Pb).
- (4) This drawing is subject to change without notice.

amin

13 Tape & Reel Information

Figure 96:

AS7341 OLGA8 Tape Dimensions

(1) All dimensions are in millimeters. Angles in degrees.

(2) This drawing is subject to change without notice.

Figure 97: AS7341 OLGA8 Reel Dimensions

(1) All dimensions are in millimeters. Angles in degrees.

(2) This drawing is subject to change without notice.

amin

14 Soldering & Storage Information

Figure 98:

Solder Reflow Profile Graph

Figure 99: Solder Reflow Profile

14.1 Storage Information

14.1.1 Moisture Sensitivity

Optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package.

To ensure the package contains the smallest amount of absorbed moisture possible, each device is baked prior to being dry packed for shipping. Devices are dry packed in a sealed aluminized envelope called a moisture-barrier bag with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

14.1.2 Shelf Life

The calculated shelf life of the device in an unopened moisture barrier bag is 12 months from the date code on the bag when stored under the following conditions:

- **●** Shelf Life: 12 months
- **Ambient Temperature: <40°C**
- **●** Relative Humidity: <90%

Rebaking of the devices will be required if the devices exceed the 12 month shelf life or the Humidity Indicator Card shows that the devices were exposed to conditions beyond the allowable moisture region.

14.1.3 Floor Life

The module has been assigned a moisture sensitivity level of MSL 3. As a result, the floor life of devices removed from the moisture barrier bag is 168 hours from the time the bag was opened, provided that the devices are stored under the following conditions:

- **●** Floor Life: 168 hours
- **●** Ambient Temperature: <30°C
- **●** Relative Humidity: <60%

If the floor life or the temperature/humidity conditions have been exceeded, the devices must be rebaked prior to solder reflow or dry packing.

14.1.4 Rebaking Instructions

When the shelf life or floor life limits have been exceeded, rebake at 50°C for 12 hours.

15 Revision Information

● Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.

• Correction of typographical errors is not explicitly mentioned.

16 Legal Information

Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

RoHS Compliant & ams Green Statement

RoHS Compliant: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU 2015/863), including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br/Cl): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) and do not contain Chlorine (Cl not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Headquarters

ams AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe Tel: +43 (0) 3136 500 0 Please visit our website a[t www.ams.com](https://ams.com/) Buy our products or get free samples online at [www.ams.com/Products](https://ams.com/products) Technical Support is available a[t www.ams.com/Technical-Support](https://ams.com/Technical-Support) Provide feedback about this document at [www.ams.com/Document-Feedback](https://ams.com/Document-Feedback) For sales offices, distributors and representatives go t[o www.ams.com/Contact](https://ams.com/contact) For further information and requests, e-mail us a[t ams_sales@ams.com](mailto:ams_sales@ams.com)

Datasheet • PUBLIC DS000504 • v3-00 • 2020-Jun-25 68 │ 68