

### **USB Port Power Controller with Charger Emulation**

#### Features

- Port Power Switch with Two Current Limit Behaviors:
  - 2.9V to 5.5V source voltage range
     Up to 3.0A current (2.85A typical) with 55 mΩ on resistance
  - Overcurrent trip or Constant-Current Limiting
  - Soft turn-on circuitry
  - Selectable current limit
  - UCS1003-1 has programmable current limit via the SMBus 2.0/I<sup>2</sup>C protocol
  - Dynamic thermal management
  - Undervoltage Lockout (UVLO) and Overvoltage Lockout (OVLO)
  - Backdrive, back-voltage protection
  - Latch or auto-recovery (low test current) Fault handling
  - Selectable active-high or active-low power switch enable
  - BC1.2 V<sub>BUS</sub> discharge port renegotiation function
- Selectable/Automatic Cycling of Universal Serial Bus (USB) Data Line Charger Emulation Profiles:
  - USB-IF BC1.2 Charging Downstream Port (CDP) and Dedicated Charging Port (DCP) modes, Chinese Telecommunications Industry Standard YD/T 1591-2009 and most Apple<sup>®</sup> Inc., Samsung and RIM<sup>®</sup> protocols standard
  - UCS1003-1 supports other charger emulation profiles as defined via the SMBus 2.0/l<sup>2</sup>C protocol
  - Supports 12W charging emulation
  - USB 2.0 compliant high-speed data switch (in Data Pass-Through, SDP and CDP modes)
  - Nine preloaded charger emulation profiles for maximum compatibility coverage of the peripheral devices
  - UCS1003-1 has one custom programmable charger emulation profile for portable device support for fully host-controlled charger emulation
- Supports Active Cables
- UCS1003-1 Supports Self-Contained Current Monitoring and Rationing for Power Allocation Applications
- UCS1003-1 and UCS1003-3 have Low-Power Attach Detection and Open-Drain (A\_DET#) Pin
- UCS1003-2 has Charging Active (CHRG#)
   Open-Drain Pin
- Ultra Low-Power Sleep State
- Optional Split Supply Support for  $V_S$  and  $V_{DD}$  for Low Power in System Standby States
- Wake on Attach USB (UCS1003-1 and UCS1003-3)
- UCS1003-1 Supports SMBus 2.0/I<sup>2</sup>C Communications:
   Supports block write and read
  - Multiple SMBus addresses
- Wide Operating Temperature Range: -40°C to +85°C
- IEC61000-4-2 8/15 kV Electrostatic Discharge (ESD)
   Immunity
- UL Recognized and EN/IEC 60950-1 (CB) Certified

### Description

The UCS1003-1/2/3 family of devices provides a USB port power switch for precise control of up to 3.0A continuous current (2.85A typical) with Overcurrent Limit (OCL), dynamic thermal management, latch or auto-recovery (low test current) Fault handling, select-able active-high or active-low enable, Undervoltage and Overvoltage Lockout, backdrive protection and back-voltage protection.

Split supply support for V<sub>S</sub> and V<sub>DD</sub> is an option for low power in system standby states. This gives battery-operated applications (such as on-board computers) the ability to detect attachments from a Sleep or OFF state. After the Attach Detection is flagged, the system can decide to wake-up and/or provide charging.

In addition to Power Switching and Current-Limiting modes, the UCS1003-1/2/3 will automatically charge a wide variety of portable devices, including USB-IF BC1.2, YD/T-1591 (2009), most Apple Inc., Samsung, RIM and many others. Nine preloaded charger emulation profiles maximize the compatibility coverage of the peripheral devices. Additionally, a customizable charger emulation profile is available in UCS1003-1 to accommodate unique existing and future portable device handshaking/signature requirements.


The UCS1003-1 also provides current monitoring to allow intelligent management of system power and charge rationing for controlled delivery of current, regardless of the host power state. This is especially important for battery-operated applications that want to provide power and do not want to drain the battery excessively.


The UCS1003-1/2/3 family is available in a 4 mm x 4 mm 20-pin QFN package.

### Applications

- Notebook and Netbook Computers
- Tablets and E-Book Readers
- · Desktops and Monitors
- Docking Stations and Printers
- · AC-DC Wall Adapters

### Package Type





### **Block Diagram**

NOTES:

### 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings<sup>†</sup>

Voltage on $V_{\text{DD}},V_{\text{S}}$ and $V_{\text{BUS}}$ Pins	0.3 to 6V
Pull-up Voltage (V <sub>PULLUP</sub> )	0.3 to V <sub>DD</sub> + 0.3V
Data Switch Current (I <sub>HSW_ON</sub> ), Switch On	±50 mA
Port Power Switch Current	Internally Limited
Data Switch Pin Voltage To Ground (D <sub>POUT</sub> , D <sub>PIN</sub> , D <sub>MOUT</sub> , D <sub>MIN</sub> ); (V <sub>DD</sub> powered or unpowered)	0.3 to V <sub>DD</sub> + 0.3V
Differential Voltage Across Open Data Switch (D <sub>POUT</sub> – D <sub>PIN</sub> , D <sub>MOUT</sub> – D <sub>MIN</sub> , D <sub>PIN</sub> – D <sub>POUT</sub> , D <sub>MIN</sub> -	– D <sub>MOUT</sub> )V <sub>DD</sub>
Voltage on any Other Pin to Ground	0.3 to V <sub>DD</sub> + 0.3V
Current on any Other Pin	±10 mA
Package Power Dissipation	Table 1-1
Operating Ambient Temperature Range	40 to +125°C
Storage Temperature Range	55 to +150°C

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1:	POWER DISSIPATION SUMMARY
------------	---------------------------

Board	Package	θ <b>ι</b> ς	θJA	Derating Factor Above +25°C	T <sub>A</sub> < +25°C Power Rating	T <sub>A</sub> < +70°C Power Rating	T <sub>A</sub> < +85°C Power Rating
High K (see Note 1)	20-pin QFN 4 x 4 mm	6°C/W	41°C/W	24.4 mW°/C	2193 mW	1095 mW	729 mW
Low K (see Note 1)	20-pin QFN 4 x 4 mm	6°C/W	60°C/W	16.67 mW°/C	1498 mW	748 mW	498 mW

**Note 1:** Junction to ambient  $(\theta_{JA})$  is dependent on the design of the thermal vias. A High K board uses a thermal via design with a thermal landing soldered to the PCB ground plane, with 0.3 mm (12 mil) diameter vias in a 3x3 matrix (9 total) at 0.5 mm (20 mil) pitch. The board is multilayer with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom. A Low K board is a two-layer board without thermal via design, with 2-ounce copper traces on the top and bottom.

### TABLE 1-2: ELECTRICAL CHARACTERISTICS

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C; all Typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}$ C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Power Supply						
Supply Voltage	V <sub>DD</sub>	4.5	5	5.5	V	(Note 1)
Source Voltage	Vs	2.9	5	5.5	V	(Note 1)
Supply Current in Active (I <sub>DD_ACTIVE</sub> + I <sub>VS_ACT</sub> )	I <sub>ACTIVE</sub>	_	650	750	μA	Average current, I <sub>BUS</sub> = 0 mA
Supply Current in Sleep (I <sub>DD_SLEEP</sub> + I <sub>VS_SLEEP</sub> )	I <sub>SLEEP</sub>	—	5	15	μA	Average current, $V_{PULLUP} \leq V_{DD}$
Supply Current in Detect (I <sub>DD_DETECT</sub> + I <sub>VS_DETECT</sub> )	IDETECT	—	185		μA	Average current, no portable device attached
Power-on Reset						
V <sub>S</sub> Low Threshold	V <sub>S_UVLO</sub>	_	2.5	_	V	V <sub>S</sub> voltage increasing
V <sub>S</sub> Low Hysteresis	V <sub>S_UVLO_HYST</sub>	_	100	_	mV	V <sub>S</sub> voltage decreasing
V <sub>DD</sub> Low Threshold	V <sub>DD_TH</sub>	_	4	_	V	V <sub>DD</sub> voltage increasing
V <sub>DD</sub> Low Hysteresis	V <sub>DD_TH_HYST</sub>	_	500	_	mV	V <sub>DD</sub> voltage decreasing
I/O Pins – SMCLK (UCS1003 (UCS1003-1 and UCS1003-3					PWR_EN	N, S0, LATCH, ALERT#, A_DET#
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>SINK_IO</sub> = 8 mA, SMDATA, ALERT#, A_DET#, CHRG#
Input High Voltage	V <sub>IH</sub>	2.0	—	_	V	PWR_EN, EM_EN, M1, M2, LATCH, S0, SMDATA, SMCLK
Input Low Voltage	V <sub>IL</sub>	_				
				0.8	V	PWR_EN, EM_EN, M1, M2, LATCH, S0, SMDATA, SMCLK
Leakage Current	I <sub>LEAK</sub>			0.8 ±5	ν μA	
Leakage Current Interrupt Pins – AC Parame			_			LATCH, S0, SMDATA, SMCLK Powered or unpowered,
		_	25			LATCH, S0, SMDATA, SMCLK Powered or unpowered,
Interrupt Pins – AC Parame ALERT#, A_DET# Pins Blanking Time ALERT# Pin Interrupt Masking Time	ters t <sub>BLANK</sub>		25 5		μA	LATCH, S0, SMDATA, SMCLK Powered or unpowered,
Interrupt Pins – AC Parame ALERT#, A_DET# Pins Blanking Time ALERT# Pin	ters t <sub>BLANK</sub>	-			μA ms	LATCH, S0, SMDATA, SMCLK Powered or unpowered,
Interrupt Pins – AC Parame ALERT#, A_DET# Pins Blanking Time ALERT# Pin Interrupt Masking Time	ters t <sub>BLANK</sub>				μA ms	LATCH, S0, SMDATA, SMCLK Powered or unpowered,
Interrupt Pins – AC Parame ALERT#, A_DET# Pins Blanking Time ALERT# Pin Interrupt Masking Time SMBus/I <sup>2</sup> C Timing (UCS100	ters t <sub>BLANK</sub> t <sub>MASK</sub> 3-1 only)		5		μA ms ms	LATCH, S0, SMDATA, SMCLK Powered or unpowered,
Interrupt Pins – AC Paramer ALERT#, A_DET# Pins Blanking Time ALERT# Pin Interrupt Masking Time SMBus/I <sup>2</sup> C Timing (UCS100 Input Capacitance	ters t <sub>BLANK</sub> t <sub>MASK</sub> 3-1 only) C <sub>IN</sub>		5	±5 —	μA ms ms	LATCH, S0, SMDATA, SMCLK Powered or unpowered,

Note 1: For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

2: This parameter is ensured by design and not 100% tested.

**3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C; all Typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}$ C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Start Setup Time	t <sub>SU:STA</sub>	0.6	_	—	μs	
Start Hold Time	t <sub>HD:STA</sub>	0.6	—	_	μs	
Stop Setup Time	t <sub>SU:STO</sub>	0.6	_		μs	
Data Hold Time	t <sub>HD:DAT</sub>	0	_	_	μs	When transmitting to the master
Data Hold Time	t <sub>HD:DAT</sub>	0.3	—		μs	When receiving from the master
Data Setup Time	t <sub>SU:DAT</sub>	0.6	—		μs	
Clock Low Period	t <sub>LOW</sub>	1.3	—	_	μs	
Clock High Period	t <sub>HIGH</sub>	0.6	—	_	μs	
Clock/Data Fall Time	t <sub>FALL</sub>	_	_	300	ns	Min = 20 + 0.1 C <sub>LOAD</sub> ns (Note 3)
Clock/Data Rise Time	t <sub>RISE</sub>		—	300	ns	Min = 20 + 0.1 C <sub>LOAD</sub> ns (Note 3)
Capacitive Load	C <sub>LOAD</sub>	_	_	400	pF	Per bus line (Note 2)
Time-out	t <sub>TIMEOUT</sub>	25	_	35	ms	Disabled by default (Note 2)
Idle Reset	t <sub>IDLE_RESET</sub>	350	—	—	μs	Disabled by default (Note 2)
High-Speed Data Switch			•			
	High-Sp	eed Data	Switch –	DC Paran	neters	
Switch Leakage Current	I <sub>HSW_OFF</sub>		±0.5	_	μA	$ \begin{array}{ l l l l l l l l l l l l l l l l l l l$
Charger Resistance	R <sub>CHG</sub>		2		MΩ	D <sub>POUT</sub> or D <sub>MOUT</sub> to V <sub>BUS</sub> , or ground (see Figure 1-2), BC1.2 DCP charger emulation is active
On Resistance	R <sub>ON_HSW</sub>	_	2		Ω	Switch closed, $V_{DD} = 5V$ Test Current = 8 mA, Test Voltage = 0.4V (see Figure 1-2)
On Resistance	R <sub>ON_HSW_1</sub>	_	5	_	Ω	Switch closed, $V_{DD} = 5V$ , Test Current = 8 mA, Test Voltage = 3.0V (see Figure 1-2)
Delta-On Resistance	$\Delta R_{ON_{HSW}}$	_	±0.3	_	Ω	Switch closed, $V_{DD}$ = 5V, I <sub>TST</sub> = 8 mA, $V_{TST}$ = 0 to 1.5V (see Figure 1-2)
	High-Sp	eed Data	Switch –	AC Paran	neters	
D <sub>P</sub> , D <sub>M</sub> Capacitance to Ground	C <sub>HSW_ON</sub>	_	4	_	pF	Switch closed, V <sub>DD</sub> = 5V
D <sub>P</sub> , D <sub>M</sub> Capacitance to Ground	C <sub>HSW_OFF</sub>	_	2		pF	Switch open, $V_{DD} = 5V$

Note 1: For split supply systems using the Attach Detection feature, V<sub>S</sub> must not exceed V<sub>DD</sub> + 150 mV.

2: This parameter is ensured by design and not 100% tested.

**3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD}$  = 4.5V to 5.5V,  $V_S$  = 2.9V to 5.5V,  $V_{PULLUP}$  = 3V to 5.5V,  $T_A$  = -40°C to +85°C; all Typical values at  $V_{DD}$  =  $V_S$  = 5V,  $T_A$  = +27°C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Turn-Off Time	t <sub>HSW_OFF</sub>	_	400		μs	Time from state control (EM_EN, M1, M2) switch on to switch off, $R_{TERM} = 50\Omega$ , $C_{LOAD} = 5 pF$
Turn-On Time	t <sub>HSW_ON</sub>	—	400	_	μs	Time from state control (EM_EN, M1, M2) switch off to switch on, $R_{TERM} = 50\Omega$ , $C_{LOAD} = 5 pF$
Propagation Delay	t <sub>PD</sub>	—	0.25	_	ns	$R_{TERM}$ = 50 $\Omega$ , $C_{LOAD}$ = 5 pF
Propagation Delay Skew	$\Delta t_{PD}$	—	25	_	ps	$R_{TERM}$ = 50 $\Omega$ , $C_{LOAD}$ = 5 pF
Rise/Fall Time	t <sub>F/R</sub>	—	10	-	ns	R <sub>TERM</sub> = 50Ω, C <sub>LOAD</sub> = 5 pF
D <sub>P</sub> – D <sub>M</sub> Crosstalk	X <sub>TALK</sub>	—	-40	-	dB	R <sub>TERM</sub> = 50Ω, C <sub>LOAD</sub> = 5 pF
Off Isolation	O <sub>IRR</sub>	-	-30	_	dB	$R_{TERM}$ = 50 $\Omega$ , $C_{LOAD}$ = 5 pF, f = 240 MHz
-3 dB Bandwidth	BW	_	1100	_	MHz	$R_{TERM}$ = 50 $\Omega$ , $C_{LOAD}$ = 5 pF, V <sub>DPOUT</sub> = V <sub>DMOUT</sub> = 350 mV DC
Total Jitter	tj	-	200	_	ps	$R_{TERM} = 50\Omega$ , $C_{LOAD} = 5 pF$ , Rise Time = Fall Time = 500 ps at 480 Mbps (PRBS = $2^{15} - 1$ )
Skew of Opposite Transitions of the Same Output	t <sub>SK(P)</sub>	-	20	_	ps	$R_{\text{TERM}}$ = 50 $\Omega$ , $C_{\text{LOAD}}$ = 5 pF
Port Power Switch						
	Port	Power Sv	vitch – DC	C Parame	ter	
Overvoltage Lockout	V <sub>S_OV</sub>	_	6	_	V	
On Resistance	R <sub>ON_PSW</sub>	—	55	_	mΩ	4.75V < V <sub>S</sub> < 5.25V
V <sub>S</sub> Leakage Current	I <sub>LEAK_VS</sub>	—	2.2	_	μA	Sleep state into V <sub>S</sub> pin
Back-Voltage Protection Threshold	V <sub>BV_TH</sub>	-	150	_	mV	$V_{BUS} > V_S, V_S > V_{S_UVLO}$
Backdrive Current	I <sub>BD_1</sub>	—	0	3	μA	V <sub>DD</sub> < V <sub>DD_TH</sub> , Any powered power pin to any unpowered power pin; current out of unpowered pin (Note 3)
	I <sub>BD_2</sub>	_	0	2	μΑ	$V_{DD} < V_{DD_{TH}}$ , Any powered power pin to any unpowered power pin, except for $V_{DD}$ to $V_{BUS}$ in Detect powe state and $V_S$ to $V_{BUS}$ in Active power state; current out of unpowered pin (Note 3)

**Note 1:** For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

- 2: This parameter is ensured by design and not 100% tested.
- 3: This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above I<sub>LIM</sub> (if I<sub>BUS\_R2MIN</sub> ≤ I<sub>LIM</sub>) or above I<sub>BUS\_R2MIN</sub> (if I<sub>BUS\_R2MIN</sub> > I<sub>LIM</sub> and I<sub>LIM</sub> ≤ 1.68A).
- 5: The Min and Max values represent the boundaries of a programmable range for UCS1003-1 only. Each value in the range is typical.

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C; all Typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}$ C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Selectable Current Limits	I <sub>LIM1</sub>	—	570	_	mA	I <sub>LIM</sub> Resistor = 0 or 47 kΩ (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = 47 kΩ ( <b>UCS1003-2/3)</b> (minimum mA setting)
	I <sub>LIM2</sub>	_	1000	_		I <sub>LIM</sub> Resistor = 10 kΩ or 56 kΩ (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = 56 kΩ (UCS1003-2/3)
	I <sub>LIM3</sub>	—	1130			I <sub>LIM</sub> Resistor = 12 kΩ or 68 kΩ (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = 68 kΩ (UCS1003-2/3)
	I <sub>LIM4</sub>	-	1350	—		I <sub>LIM</sub> Resistor = 15 kΩ or 82 kΩ (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = 82 kΩ (UCS1003-2/3)
	I <sub>LIM5</sub>	_	1680	_		I <sub>LIM</sub> Resistor = 18 kΩ or 100 kΩ (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = 100 kΩ (UCS1003-2/3)
	I <sub>LIM6</sub>	_	2050	_		I <sub>LIM</sub> Resistor = 22 kΩ or 120 kΩ (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = 120 kΩ (UCS1003-2/3)
	I <sub>LIM7</sub>	-	2280	—		I <sub>LIM</sub> Resistor = 27 kΩ or 150 kΩ (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = 150 kΩ (UCS1003-2/3)
	I <sub>LIM8</sub>	2700	2850	3000		$I_{LIM}$ Resistor = 33 kΩ or V <sub>DD</sub> (UCS1003-1 only)
						I <sub>LIM</sub> Resistor = V <sub>DD</sub> (UCS1003-2/3)
Pin Wake Time	t <sub>PIN_WAKE</sub>	—	3	—	ms	
SMBus Wake Time	t <sub>SMB_WAKE</sub>	[ —	4	—	ms	(UCS1003-1 only)
Idle Sleep Time	t <sub>IDLE_SLEEP</sub>	_	200	_	ms	(UCS1003-1 only)

Note 1: For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

2: This parameter is ensured by design and not 100% tested.

**3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above I<sub>LIM</sub> (if I<sub>BUS\_R2MIN</sub> ≤ I<sub>LIM</sub>) or above I<sub>BUS\_R2MIN</sub> (if I<sub>BUS\_R2MIN</sub> > I<sub>LIM</sub> and I<sub>LIM</sub> ≤ 1.68A).

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C; all Typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}$ C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Thermal Regulation Limit	T <sub>REG</sub>	—	110	—	°C	Die temperature at which current limit will be reduced
Thermal Regulation Hysteresis	T <sub>REG_HYST</sub>	_	10		°C	Hysteresis for t <sub>REG</sub> functionality; temperature must drop by this value before I <sub>LIM</sub> value is restored to normal operation
Thermal Shutdown Threshold	T <sub>TSD</sub>	_	135	—	°C	Die temperature at which port power switch will turn off
Thermal Shutdown Hysteresis	T <sub>TSD_HYST</sub>	_	35		°C	After shutdown, due to T <sub>TSD</sub> being reached, die temperature drop required before port power switch can be turned on again
Auto-Recovery Test Current	I <sub>TEST</sub>	_	190	_	mA	Portable device attached, V <sub>BUS</sub> = 0V, Die Temp < T <sub>TSD</sub>
Auto-Recovery Test Voltage	V <sub>TEST</sub>	_	750	_	mV	Portable device attached, V <sub>BUS</sub> = 0V before application, Die Temp < T <sub>TSD</sub> programmable ( <b>UCS1003-1 only</b> ), 250-1000 mV, default listed
Discharge Impedance	R <sub>DISCHARGE</sub>	_	100	_	Ω	
	Port F	Power Sw	itch – AC	Paramet	ers	
Turn-On Delay	t <sub>ON_PSW</sub>	—	0.75	_	ms	$\label{eq:pwr_end} \begin{array}{l} PWR\_EN \text{ active toggle to switch} \\ on time, V_{BUS} \text{ discharge is not} \\ active \end{array}$
Turn-Off Time	t <sub>OFF_PSW_INA</sub>	—	0.75	_	ms	PWR_EN inactive toggle to switch off time, $C_{BUS}$ = 120 µF
Turn-Off Time	<sup>t</sup> off_psw_err	—	1	—	ms	Overcurrent error, $V_{BUS}$ min error or discharge error to switch off, $C_{BUS}$ = 120 µF
Turn-Off Time	t <sub>OFF_PSW_ERR</sub>	_	100	—	ns	TSD or backdrive error to switch off, $C_{BUS}$ = 120 $\mu$ F
V <sub>BUS</sub> Output Rise Time	t <sub>R_BUS</sub>	_	1.1	—	ms	Measured from 10% to 90% of $V_{BUS}$ , $C_{LOAD}$ = 220 µF, $I_{LIM}$ = 1.0A
Soft Turn-on Rate	$\Delta I_{BUS} / \Delta_t$	_	100		mA/µs	
Temperature Update Time	t <sub>DC_TEMP</sub>	_	200	_	ms	Programmable (UCS1003-1 only) 200-1600 ms, default listed

Note 1: For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

- **2:** This parameter is ensured by design and not 100% tested.
- 3: This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above I<sub>LIM</sub> (if I<sub>BUS R2MIN</sub> ≤ I<sub>LIM</sub>) or above I<sub>BUS R2MIN</sub> (if I<sub>BUS R2MIN</sub> > I<sub>LIM</sub> and I<sub>LIM</sub> ≤ 1.68A).

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C; all Typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}$ C.

$T_A = -40$ C to $+85$ C, all Typica	a values at v <sub>DD</sub>	- v <sub>S</sub> - 51	, <sub>A</sub> – 2	7 0.	r	1
Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Short-Circuit Response Time	t <sub>SHORT_LIM</sub>		1.5	_	μs	Time from detection of short to current limit applied; no $C_{\text{BUS}}$ applied
Short-Circuit Detection Time	t <sub>SHORT</sub>	—	6	_	ms	Time from detection of short to port power switch disconnect and ALERT# pin assertion
Latched Mode Cycle Time	t <sub>UL</sub>	_	7	_	ms	From PWR_EN edge transition from inactive to active to begin error recovery
Auto-Recovery Mode Cycle Time	t <sub>CYCLE</sub>	—	25	_	ms	Time delay before error condition check, programmable (UCS1003-1 only) 10-25 ms, default listed
Auto-Recovery Delay	t <sub>RST</sub>	_	20		ms	Portable device attached, $V_{BUS}$ must be $\geq V_{TEST}$ after this time, programmable ( <b>UCS1003-1</b> <b>only</b> ) 10-25 ms, default listed
Discharge Time	t <sub>DISCHARGE</sub>	—	200	_	ms	Amount of time discharge resistor applied, programmable (UCS1003-1 only) 100-400 ms, default listed
Por	rt Power Switcl	n Operatio	on with T	rip Mode	Current L	imiting
Region 2 Current Keep-out	I <sub>BUS_R2MIN</sub>	—	0.12	—	А	
Minimum V <sub>BUS</sub> Allowed at Output	V <sub>BUS_MIN</sub>	1.5	2.0	2.25	V	
Port Power	Switch Operat	tion with (	Constant	-Current L	_imiting (	Variable Slope)
Region 2 Current Keep-out	I <sub>BUS_R2MIN</sub>	—	1.68	_	А	
Minimum V <sub>BUS</sub> Allowed at Output	V <sub>BUS_MIN</sub>	1.5	2.0	2.25	V	
	Current N	leasurem	ent (UCS	1003-1 on	ly) – DC	
Current Measurement Range	I <sub>BUS_M</sub>	0	—	2988.6	mA	Range 0-255 LSB (Note 4)
Reported Current Measurement Resolution	D <sub>IBUS_M</sub>	—	11.72	—	mA	1 LSB
Current Measurement			±2	_	%	180 mA < I <sub>BUS</sub> < I <sub>LIM</sub>
Accuracy		—	±2	—	LSB	I <sub>BUS</sub> < 180 mA
	Current M	easureme	ent (UCS <sup>-</sup>	1003-1 on	ly) – AC	
Sampling Rate		_	500	—	μs	

**Note 1:** For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

- 2: This parameter is ensured by design and not 100% tested.
- **3:** This parameter is characterized, but not 100% production tested.
- 4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above I<sub>LIM</sub> (if I<sub>BUS\_R2MIN</sub> ≤ I<sub>LIM</sub>) or above I<sub>BUS\_R2MIN</sub> (if I<sub>BUS\_R2MIN</sub> > I<sub>LIM</sub> and I<sub>LIM</sub> ≤ 1.68A).
- 5: The Min and Max values represent the boundaries of a programmable range for UCS1003-1 only. Each value in the range is typical.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
	-	Rationing		) 03-1 only	) - DC	
Accumulated Current Measurement Accuracy			±4.5		%	
	Charge	Rationing	(UCS10	03-1 only)	– AC	
Current Measurement Update Time	t <sub>PCYCLE</sub>	—	1	—	S	
Attach/Removal Detection	-					
		V <sub>BUS</sub> E	Bypass –	DC		
On Resistance	R <sub>ON_BYP</sub>	—	50	—	Ω	
Leakage Current	I <sub>LEAK_BYP</sub>	—	_	3	μA	Switch off (Note 2)
Current Limit	I <sub>DET_CHG</sub> / I <sub>BUS_BYP</sub>	—	2	—	mA	$V_{DD}$ = 5V and $V_{BUS}$ > 4.75V
	Atta	ach/Remo	val Dete	ction – DO	)	·
Attach Detection Threshold	I <sub>DET_QUAL</sub>	—	800	_	μA	Programmable (UCS1003-1 only) 200-1000 µA, default listed
Primary Removal Detection Threshold	IREM_QUAL_ACT	—	700	_	μA	Programmable (UCS1003-1 only) 100-900 µA, default listed Active power state
	I <sub>REM_QUAL_DET</sub>	_	800		μA	Programmable (UCS1003-1 only) 200-1000 μA, default listed, Detect power state (see Section 8.4 "Removal Detection")
	Atta	ach/Remo	val Dete	ction – AC		
Attach Detection Time	<sup>t</sup> DET_QUAL	—	100	_	ms	Time from attach to A_DET# assert (UCS1003-1 and UCS1003-3 only)
Removal Detection Time	t <sub>REM_QUAL</sub>	—	1000	—	ms	
Allowed Charge Time	t <sub>DET_CHARGE</sub>	—	800	_	ms	C <sub>BUS</sub> = 500 μF maximum, programmable 200-2000 ms, default listed
Charger Emulation Profile						
		General E	mulatio	n – DC		
Charging Current Threshold	I <sub>BUS_CHG</sub>	_	46.9		mA	Default value for UCS1003-1
			175.8	—	mA	UCS1003-2 and UCS1003-3

**Note 1:** For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

2: This parameter is ensured by design and not 100% tested.

**3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C; all Typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}$ C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Charging Current Threshold Range	I <sub>BUS_CHG_RNG</sub>	11.72		175.8	mA	(Note 5)
DP-DM Shunt Resistor Value	R <sub>DCP_RES</sub>	_		200	Ω	Connected between $D_{POUT}$ and $D_{MOUT}$ , $0V < D_{POUT} = D_{MOUT} < 3V$
Response Magnitude (voltage divider option resistance range)	SX_RXMAG_ DVDR	93	—	200	kΩ	(Note 5)
Resistor Ratio Range (voltage divider option)	SX_RATIO	0.25	_	0.66	V/V	(Note 5)
Resistor Ratio Accuracy (voltage divider option)	SX_RATIO_ACC	_	±0.5	—	%	Average over range
Response Magnitude (resistor option range)	SX_RXMAG_ RES	1.8		150	kΩ	(Note 5)
Internal Resistor Tolerance (resistor option)	SX_RXMAG_ RES_ACC	_	±10	—	%	Average over range
Response Magnitude (voltage option range)	SX_RXMAG_ VOLT	0.4	-	2.2	V	(Note 5)
Voltage Option Accuracy	SX_RXMAG_ VOLT_ACC	_	±1	—	%	No load, average over range
Voltage Option Accuracy	SX_RXMAG_ VOLT_ACC_ 150	—	-6	—	%	150 μA load, average over range
Voltage Option Accuracy	SX_RXMAG_ VOLT_ACC_250	_	-10	—	%	250 μA load, average over range
Voltage Option Output	SX_RXMAG_ VOLT_BC	0.5	_	—	V	D <sub>MOUT</sub> = 0.6V, 250 µA load (Note 3)
Response Magnitude (zero volt option range)	SX_PUPD	10	_	150	μA	SX_RXMAG_VOLT = 0 (Note 5)
Pull-Down Current Accuracy	SX_PUPD_ ACC_3p6	_	±5	—	%	D <sub>POUT</sub> or D <sub>MOUT</sub> = 3.6V, compliance voltage
Pull-Down Current	SX_PUPD_ ACC_BC	50	—	—	μA	Setting = 100 $\mu$ A, D <sub>POUT</sub> or D <sub>MOUT</sub> = 0.15V compliance voltage (Note 3)
Stimulus Voltage Threshold Range	SX_TH	0.3		2.2	V	(Note 5)
Stimulus Voltage Accuracy	SX_TH_ACC	_	±2		%	Average over range
Stimulus Voltage Accuracy	SX_TH_ACC_ BC	0.25	_	—	V	At SX_TH = 0.3V (Note 3)

Note 1: For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

**3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).

<sup>2:</sup> This parameter is ensured by design and not 100% tested.

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD}$  = 4.5V to 5.5V,  $V_S$  = 2.9V to 5.5V,  $V_{PULLUP}$  = 3V to 5.5V,  $T_A$  = -40°C to +85°C; all Typical values at  $V_{DD}$  =  $V_S$  = 5V,  $T_A$  = +27°C.

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
		General I	Emulatio	n – AC		
Emulation Reset Time	t <sub>EM_RESET</sub>	_	50	—	ms	Default
Emulation Reset Time Range	t <sub>EM_RESET_RNG</sub>	50	—	175	ms	(Note 5)
Emulation Time-out Range	t <sub>EM_</sub> TIMEOUT	0.8	—	12.8	s	(Note 5)
Stimulus Delay, SX_TD Range	t <sub>STIM_DEL</sub>	0	—	100	ms	(Note 5)
Emulation Delay	t <sub>res_em</sub>	_	_	0.5	S	Time from set impedance to impedance appearing on $D_P/D_M$ (Note 3)

**Note 1:** For split supply systems using the Attach Detection feature,  $V_S$  must not exceed  $V_{DD}$  + 150 mV.

- 2: This parameter is ensured by design and not 100% tested.
- **3:** This parameter is characterized, but not 100% production tested.

4: The current measurement full-scale range maximum value is 3.0A. However, the UCS1003-1 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.68A$ ).




FIGURE 1-1: USB Rise Time/Fall Time Measurement.




FIGURE 1-2: Description of DC Terms.

### TABLE 1-3: TEMPERATURE SPECIFICATIONS

Parameters	Sym	Min	Тур	Max	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T <sub>A</sub>	-40	_	+85	°C	
Storage Temperature Range	T <sub>A</sub>	-55	_	+150	°C	
Thermal Package Resistances (see Table 1-1)						

NOTES:

### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated,  $V_{DD}$  =  $V_S$  = 5V,  $T_A$  = +27°C.




FIGURE 2-1: USB-IF High-Speed Eye Diagram (Without Data Switch).




FIGURE 2-2: USB-IF High-Speed Eye Diagram (With Data Switch).





FIGURE 2-3: Short Applied After Power-up.






FIGURE 2-5: Internal Power Switch Short Response.




FIGURE 2-6:

V<sub>BUS</sub> Discharge Behavior.

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}C$ .




FIGURE 2-7: Data Switch Off Isolation vs. Frequency.





FIGURE 2-8: Data Switch Bandwidth vs. Frequency.



**FIGURE 2-9:** Data Switch On Resistance vs. Temperature.




FIGURE 2-10: Power Switch On Resistance vs. Temperature.




FIGURE 2-11:R<br/>DCP\_RESTemperature.






FIGURE 2-12: Power Switch On/Off Time vs. Temperature.

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}C$ .



*FIGURE 2-13: V<sub>S</sub>* Overvoltage Threshold vs. Temperature.



*FIGURE 2-14: V<sub>S</sub>* Undervoltage Threshold vs. Temperature.





FIGURE 2-15:

Detect State V<sub>BUS</sub> vs. I<sub>BUS</sub>.



*FIGURE 2-16:* Trip Current Limit Operation vs. Temperature.





FIGURE 2-17: I<sub>BUS</sub> Measurement Accuracy.



*FIGURE 2-18:* Active State Current vs. Temperature.

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}C$ .






FIGURE 2-19: Detect State Current vs. Temperature.



**FIGURE 2-20:** Sleep State Current vs. Temperature.



**FIGURE 2-21:** I<sub>LIM1</sub> Trip Current Distribution.




FIGURE 2-22: I<sub>LIM2</sub> Trip Current Distribution.







FIGURE 2-23: I<sub>LIM3</sub> Trip Current Distribution.



*FIGURE 2-24: I*<sub>LIM4</sub> Trip Current Distribution.

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}C$ .










FIGURE 2-26: I<sub>LIM6</sub> Trip Current Distribution.



**FIGURE 2-27:** I<sub>LIM7</sub> Trip Current Distribution.



**FIGURE 2-28:** I<sub>LIM8</sub> Trip Current Distribution.

NOTES:

### 3.0 PIN DESCRIPTION

Descriptions of the pins are listed in Table 3-1.

### TABLE 3-1: PIN FUNCTION TABLE

UCS1003-1/2/3 4x4 QFN	Symbol	Function	Pin Type	Connection Type if Pin Not Used
1	M1	Active Mode Selector Input #1.	DI	Connect to ground or V <sub>DD</sub> (Note 3)
2	M2	Active Mode Selector Input #2.	DI	Connect to ground or V <sub>DD</sub> (Note 3)
3	V <sub>BUS1</sub>	Voltage output from power switch. These pins are	Hi-Power	Leave open
4	V <sub>BUS2</sub>	internally connected and must be tied together.	(Note 1)	
5	COMM_SEL/I <sub>LIM</sub>	COMM_SEL ( <b>UCS1003-1 only</b> ) – Selects SMBus or Stand-Alone mode of operation (see Table 11-1).	AIO	n/a
		I <sub>LIM</sub> – Selects the hardware current limit at power-up.		
6	SEL	Selects polarity of PWR_EN control, and in the UCS1003-1, the SMBus address (see Table 11-2).	AIO	n/a
7	V <sub>S1</sub>	Voltage input to power switch. These pins are internally	Hi-Power	Connect to ground
8	V <sub>S2</sub>	connected and must be tied together.		
9	V <sub>DD</sub>	Main power supply input for chip functionality.	Power	n/a
10	PWR_EN	Port power switch enable input. Polarity determined by SEL pin.	DI	Connect to ground or V <sub>DD</sub> (Note 3)
11	SMDATA/LATCH	<b>SMDATA</b> ( <b>UCS1003-1 only</b> ) – SMBus data input/output (requires pull-up resistor).	DIOD	n/a
		LATCH – In Stand-Alone mode, latch/auto-recovery Fault handling mechanism selection input (see Section 7.5 "Fault Handling Mechanism").	DI	
12	SMCLK/S0	SMCLK (UCS1003-1 only) – SMBus clock input (requires pull-up resistor).	DI	n/a
		<b>S0</b> – In Stand-Alone mode, enables Attach/Removal Detection feature (see Section 5.3.6 "S0 Input").		

Note 1: Total leakage current from Pins 3 and 4 (V<sub>BUS</sub>) to ground must be less than 100 µA for proper Attach/Removal Detection operation.

2: It is recommended to use 2 MΩ pull-down resistors on the D<sub>POUT</sub> and/or D<sub>MOUT</sub> pin if a portable device stimulus is expected when using the customer charger emulation profile with the high-speed data switch open. The 2 MΩ value is based on BC1.1 impedance characteristics for Dedicated Charging Ports.

3: To ensure operation, the PWR\_EN pin must be enabled, as determined by the SEL pin decode, when it is not driven by an external device. Furthermore, one of the M1, M2 or EM\_EN pins must be connected to V<sub>DD</sub> if all three are not driven from an external device. If the PWR\_EN pin is disabled, or all of the M1, M2 and EM\_EN pins are connected to ground, the UCS1003-1 will remain in the Sleep or Detect state unless activated via the SMBus (UCS1003-2 and UCS1003-3 will remain in Sleep or Detect state indefinitely).

### TABLE 3-1:PIN FUNCTION TABLE (CONTINUED)

UCS1003-1/2/3 4x4 QFN	Symbol	Function	Pin Type	Connection Type if Pin Not Used
13	ALERT#	Active-low error event output flag (requires pull-up resistor).	OD	Connect to ground
14	D <sub>PIN</sub>	USB data input (plus).	AIO	Connect to ground or ground through a resistor
15	D <sub>MIN</sub>	USB data input (minus).	AIO	Connect to ground or ground through a resistor
16	D <sub>MOUT</sub>	USB data output (minus).	AIO (Note 2)	Connect to ground
17	D <sub>POUT</sub>	USB data output (plus).	AIO (Note 2)	Connect to ground
18	A_DET# ( <b>UCS1003-1</b> and <b>UCS1003-3</b> )	Active-low device Attach Detection output flag (requires pull-up resistor).	OD	Connect to ground
	CHRG# ( <b>UCS1003-2</b> )	Active-low "Charging Active" output flag (requires pull-up resistor).	OD	Connect to ground
19	EM_EN	Active mode selector input.	DI	Connect to ground or V <sub>DD</sub> (Note 3)
20	GND	Ground.	Power	n/a
21	EP	Exposed thermal pad. Must be connected to electrical ground.	EP	n/a

Note 1: Total leakage current from Pins 3 and 4 (V<sub>BUS</sub>) to ground must be less than 100 µA for proper Attach/Removal Detection operation.

2: It is recommended to use 2 MΩ pull-down resistors on the D<sub>POUT</sub> and/or D<sub>MOUT</sub> pin if a portable device stimulus is expected when using the customer charger emulation profile with the high-speed data switch open. The 2 MΩ value is based on BC1.1 impedance characteristics for Dedicated Charging Ports.

3: To ensure operation, the PWR\_EN pin must be enabled, as determined by the SEL pin decode, when it is not driven by an external device. Furthermore, one of the M1, M2 or EM\_EN pins must be connected to V<sub>DD</sub> if all three are not driven from an external device. If the PWR\_EN pin is disabled, or all of the M1, M2 and EM\_EN pins are connected to ground, the UCS1003-1 will remain in the Sleep or Detect state unless activated via the SMBus (UCS1003-2 and UCS1003-3 will remain in Sleep or Detect state indefinitely).

Pin Type	Description
Power	This pin is used to supply power or ground to the device.
Hi-Power	This pin is a high-current pin.
AIO	Analog Input/Output – This pin is used as an I/O for analog signals.
DI	Digital Input – This pin is used as a digital input. This pin will be glitch-free.
DIOD	Open-Drain Digital Input/Output – This pin is bidirectional. It is open-drain and requires a pull-up resistor. This pin will be glitch-free.
OD	Open-Drain Digital Output – Used as a digital output. It is open-drain and requires a pull-up resistor. This pin will be glitch-free.
EP	Exposed Thermal Pad.

### TABLE 3-2: PIN TYPES DESCRIPTION

NOTES:

### 4.0 TERMS AND ABBREVIATIONS

**Note:** In the case of UCS1003-1, the M1, M2, PWR\_EN and EM\_EN pins each have Configuration bits (<pin name>\_SET in Section 10.4.3 "Switch Configuration Register") that may be used to perform the same function as the external pin state. These bits are accessed via the SMBus/l<sup>2</sup>C and are OR'd with the respective pin. This OR'd combination of pin state and register bit is referenced as the <pin name> control.

<b>TABLE 4-1:</b>	TERMS AND ABBREVIATIONS
-------------------	-------------------------

Term/Abbreviation	Description
Active Mode	Active Power State Operation mode: Data Pass-Through, BC1.2 SDP, BC1.2 CDP, BC1.2 DCP or Dedicated Charger Emulation Cycle mode.
Attach Detection	An Attach Detection event occurs when the current drawn by a portable device is greater than $I_{DET_QUAL}$ for longer than $t_{DET_QUAL}$ .
Attachment	The physical insertion of a portable device into a USB port that UCS1003-1/2/3 is controlling.
CC	Constant Current.
CDM	Charged Device Model. JEDEC model for characterizing susceptibility of a device to damage from ESD.
CDP or USB-IF BC1.2 CDP	Charging Downstream Port. The combination of the UCS1003-1/2/3 CDP handshake and an active standard USB host comprises a CDP. This enables a BC1.2 compliant portable device to simultaneously draw current up to 1.5A while data communication is active. The USB high-speed data switch is closed in this mode.
Charge Enable	When a charger emulation profile has been accepted by a portable device and charging commences.
Charger Emulation Profile	Representation of a charger comprised of $D_{POUT}$ , $D_{MOUT}$ and $V_{BUS}$ signaling, which make up a defined set of signatures or handshaking protocols.
Connection	USB-IF term which refers to establishing active USB communications between a USB host and a USB device.
Current-Limiting Mode	Determines the action that is performed when the $I_{BUS}$ current reaches the $I_{LIM}$ threshold. Trip opens the port power switch. Constant Current (variable slope) allows $V_{BUS}$ to be dropped by the portable device.
DCE	Dedicated Charger Emulation. Charger emulation in which the UCS1003-1/2/3 can deliver power only (by default). No active USB data communication is possible when charging in this mode (by default).
DCP or USB-IF BC1.2 DCP	Dedicated Charging Port. This functions as a dedicated charger for a BC1.2 portable device. This allows the portable device to draw currents up to 1.5A with Constant-Current Limiting (and beyond 1.5A with trip current limiting). No USB communications are possible (by default).
DC	Dedicated Charger. A charger which inherently does not have USB communications, such as an A/C wall adapter.
Disconnection	USB-IF term which refers to the loss of active USB communications between a USB host and a USB device.
Dynamic Thermal Management	The UCS1003-1/2/3 automatically adjusts port power switch limits and modes to lower internal power dissipation when the thermal regulation temperature value is approached.
Enumeration	A USB-specific term indicating that a host is detecting and identifying USB devices.
Handshake	Application of a charger emulation profile that requires a response. Two-way communication between the UCS1003-1/2/3 and the portable device.
НВМ	Human Body Model.
HSW	High-Speed Switch.
I <sub>BUS_R2MIN</sub>	Current Limiter mode boundary.

<b>TABLE 4-1:</b>	TERMS AND ABBREVIATIONS (CONTINUED)
-------------------	-------------------------------------

Term/Abbreviation	Description
I <sub>LIM</sub>	The $I_{BUS}$ current threshold used in current limiting. In Trip mode, when $I_{LIM}$ is reached, the port power switch is opened. In Constant-Current mode, when the current exceeds $I_{LIM}$ , operation continues at a reduced voltage and increased current; if $V_{BUS}$ voltage drops below
Legacy	V <sub>BUS_MIN</sub> , the port power switch is opened. USB devices that require non-BC1.2 signatures to be applied on the D <sub>POUT</sub> and D <sub>MOUT</sub> pins
Legacy	to enable charging.
OCL	Overcurrent Limit.
POR	Power-on Reset.
Portable Device	USB device attached to the USB port.
Power Thief	A USB device that does not follow the handshaking conventions of a BC1.2 device or legacy devices and draws current immediately upon receiving power (i.e., a USB book light, portable fan, etc).
Removal Detection	A Removal Detection event occurs when the current load on the $V_{BUS}$ pin drops to less than $I_{REM}\ _{QUAL}$ for longer than $t_{REM}\ _{QUAL}.$
Removal	The physical removal of a portable device from a USB port that the UCS1003-1/2/3 is controlling.
Response	An action, usually in response to a stimulus, in charger emulation performed by the UCS1003-1/2/3 device via the USB data lines.
SDP or USB-IF SDP	Standard Downstream Port. The combination of the UCS1003-1/2/3 High-Speed Switch being closed with an upstream USB host present comprises a BC1.2 SDP. This enables a BC1.2 compliant portable device to simultaneously draw current up to 0.5A while data communication is active.
Signature	Application of a charger emulation profile without waiting for a response. One-way communication from the UCS1003-1/2/3 to the portable device.
Stand-Alone Mode	Indicates that the communication protocol is not active and all communications between the UCS1003-1/2/3 and a controller are done via the external pins only (M1, M2, EM_EN, PWR_EN, S0 and LATCH as inputs, and ALERT# and A_DET# as outputs).
Stimulus	An event in charger emulation detected by the UCS1003-1/2/3 device via the USB data lines.

### 5.0 GENERAL DESCRIPTION


The UCS1003-1/2/3 family of devices provides a single USB port power switch for precise control of up to 3.0A continuous current with Overcurrent Limit (OCL), dynamic thermal management, latch or auto-recovery Fault handling, selectable active-high or active-low enable, Undervoltage and Overvoltage Lockout, and back-voltage protection.

Split supply support for  $V_{BUS}$  and  $V_{DD}$  is an option for low power in system standby states.

In addition to power switching and current limiting, the UCS1003-1/2/3 provides charger emulation profiles to charge a wide variety of portable devices, including USB-IF BC1.2 (CDP or DCP modes), YD/T-1591 (2009), 12W charging, most Apple, Samsung and RIM portable devices, and many others (refer to Section 9.0 "Active State" for more information on preloaded charger emulation profiles). The UCS1003-1 has a custom programmable charger emulation profile for portable device support for fully host controlled charger emulation.


The UCS1003-1 also provides current monitoring to allow intelligent management of system power and charge rationing for controlled delivery of current, regardless of the host power state. This is especially important for battery-operated applications that need to provide power without excessively draining the battery or that require power allocation depending on application activities.

Figure 5-1 shows a UCS1003-1 full-featured system configuration in which the UCS1003-1 provides a port power switch and low-power Attach Detection with wake-up signaling (wake on USB). The current limit is established at power-up. It can be lowered, if required, after power-up via the SMBus/I<sup>2</sup>C. This configuration also provides configurable USB data line charger emulation, programmable current limiting (as determined by the accepted charger emulation profile), active current monitoring and port charge rationing.



**FIGURE 5-1:** UCS1003-1 System Configuration (with Charger Emulation, SMBus Control and USB Host).

Figure 5-2 shows a system configuration in which the UCS1003-1/2/3 devices provide a USB data switch, port power switch, low-power Attach Detection and portable device Attach/Removal Detection signaling. This configuration does not include configurable data line charger emulation, programmable current limiting or current monitoring and rationing.



*FIGURE 5-2:* UCS1003-1/2/3 System Configuration (Charger Emulation, No SMBus and with USB Host).

Figure 5-3 shows a system configuration in which the UCS1003-1/2/3 devices provide a port power switch, low-power Attach Detection and portable device Attachment Detection signaling. This configuration is useful for applications that already provide USB BC1.2 and/or legacy data line handshaking on the USB data lines, but still require port power switching and current limiting.





FIGURE 5-3: UCS1003-1/2/3 System Configuration (No SMBus, No Charger Emulation).

Figure 5-4 shows a system configuration in which the UCS1003-1/2/3 devices provide a port power switch, low-power Attach Detection, charger emulation (with no USB host) and portable device Attachment Detection signaling. This configuration is useful for wall adapter-type applications.



**FIGURE 5-4:** UCS1003-1/2/3 System Configuration (No SMBus, No USB Host and with Charger Emulation).

### 5.1 UCS1003-1/2/3 Power States

The UCS1003-1/2/3 has the following power states listed in Table 5-1.

#### TABLE 5-1: POWER STATES DESCRIPTION

State	Description
Off	This power state is entered when the voltage at the V <sub>DD</sub> pin voltage is $< V_{DD_TH}$ . In this state, the device is considered "off". The UCS1003-1/2/3 devices will not retain their digital states. UCS1003-1 will not retain register contents, nor respond to SMBus/l <sup>2</sup> C communications. The port power switch, bypass switch and the high-speed data switches will be off. See Section 5.1.1 "OFF State Operation".
Sleep	This is the lowest power state available. While in this state, the UCS1003-1/2/3 devices will retain digital functionality and respond to changes in emulation controls. UCS1003-1 will wake to respond to SMBus/I <sup>2</sup> C communications. The high-speed switch and all other functionality will be disabled. See Section 5.1.2 "Sleep State Operation".
Detect	This is a low-current power state. In this state, the device is actively looking for a portable device to be attached. The high-speed switch is disabled by default. While in this state, the UCS1003-1 will retain the configuration and charge rationing data, but it will not monitor the bus current. SMBus/I <sup>2</sup> C communications will be fully functional. See Section 5.1.3 "Detect State Operation".
Error	This power state is entered when a Fault condition exists. See Section 5.1.5 "Error State Operation".
Active	This power state provides full functionality. While in this state, operations include activation of the port power switch, USB data line handshaking/charger emulation, current limiting and charge rationing. See <b>Section 5.1.4 "Active State Operation"</b> .

Table 5-2 shows the settings for the various power states, except for the OFF and Error states. If  $V_{DD} < V_{DD\_TH}$ , the UCS1003-1/2/3 devices are in the OFF state. To determine the mode of operation in the Active state, see Table 9-1.

Note:	Using	configurations	not	listed	in
	Table 5	-2 are not recom	mende	ed and r	nay
	produc	e undesirable res	ults.		

<b>TABLE 5-2:</b>	POWER STATE CONTROL SETTINGS
-------------------	------------------------------

Power State	۷ <sub>S</sub>	PWR_EN	S0	M1, M2, EM_EN	Portable Device Attached	Behavior
Sleep	N/A	Disabled	0	Not set to Data Pass-Through mode (Note 1)	N/A	<ul> <li>All switches disabled</li> <li>V<sub>BUS</sub> will be near ground potential</li> <li>The UCS1003-1 wakes to respond to SMBus communications</li> </ul>
	N/A	Enabled	0	40 = 0b	N/A	
Detect (see Section 8.0 "Detect State")	N/A < V <sub>S_UVLO</sub>	Disabled Enabled	1	N/A All≠0b	N/A N/A	<ul> <li>High-speed switch disabled (by default)</li> <li>Port power switch disabled</li> <li>Host-controlled transition to Active state (see Section 5.1.3.2</li> </ul>
	> V <sub>S_UVLO</sub>	Enabled	1	All≠0b	No	<ul> <li>"Host-Controlled Transition from Detect to Active")</li> <li>High-speed switch disabled (by default)</li> <li>Automatic transition to Active state when conditions met (see Section 5.1.3.1 "Automatic Transition from Detect to Active")</li> </ul>
Active (see Section 9.0 "Active State")	> V <sub>S_UVLO</sub>	Enabled	0	All≠0b	N/A	<ul> <li>High-speed switch enabled/ disabled based on mode</li> <li>Port power switch is on at all times</li> <li>Attach and Removal Detection disabled (Note 2)</li> </ul>
	> V <sub>S_UVLO</sub>	Enabled	1	All≠0b	Yes	<ul><li>Port power switch is on</li><li>Removal Detection enabled</li></ul>

Note 1: In order to transition from Active State Data Pass-Through mode into Sleep with these settings, change the M1, M2 and EM\_EN pins before changing the PWR\_EN pin. See Section 9.4 "Data Pass-Through (No Charger Emulation)".

2: If S0 = 0 and a portable device is not attached in DCE Cycle mode, the UCS1003-1/2/3 devices will be cycling through charger emulation profiles (by default). There is no assurance which charger emulation profile will be applied first when a portable device attaches.

#### 5.1.1 OFF STATE OPERATION


The device is in the OFF state if  $V_{DD}$  is less than V<sub>DD TH</sub>. When the UCS1003-1/2/3 devices are in the OFF state, it does nothing and all circuitry is disabled. In the case of UCS1003-1, the digital register values are not stored and the device will not respond to SMBus commands.


#### 5.1.2 SLEEP STATE OPERATION


When the UCS1003-1/2/3 devices are in the Sleep state, the device is in its lowest power state. The highspeed switch, bypass switch and the port power switch are disabled. The Attach and Removal Detection feature is disabled. V<sub>BUS</sub> will be near ground potential. The ALERT# pin is not asserted. If asserted prior to entering the Sleep state, the ALERT# pin will be released. The A DET# pin is released. In the case of UCS1003-1, SMBus activity is limited to single byte read or write.

The first data byte read from the UCS1003-1, when in the Sleep state, will wake the device; however, the data to be read will return all '0's and should be considered invalid. This is a "dummy" read byte meant to wake the UCS1003-1. Subsequent read or write bytes will be accepted normally. After the dummy read, the UCS1003-1 will be in a higher power state (see Figure 5-6). The device will return to Sleep after the last communication or if no further communication has occurred.

Figure 5-5 shows the timing diagrams for waking the UCS1003-1/2/3 family via external pins. Figure 5-6 shows the timing for waking the UCS1003-1 device via SMBus.









### 5.1.3 DETECT STATE OPERATION

When the UCS1003-1/2/3 is in the Detect state, the port power switch will be disabled. The high-speed switch is also disabled by default. The  $V_{BUS}$  output will be connected to the  $V_{DD}$  voltage by a secondary bypass switch (see Section 8.0 "Detect State").

There is one **non-recommended** configuration which places the UCS1003-1/2/3 in the Detect state, but  $V_{BUS}$  will not be discharged and a portable device attachment will not be detected. For the recommended configurations, see Table 5-2.

There are two methods for transitioning from the Detect state to the Active state: automatic and host-controlled.

#### 5.1.3.1 Automatic Transition from Detect to Active

For the Detect state, set S0 to '1', enable PWR\_EN, set the EM\_EN, M1 and M2 controls to the desired Active mode (Table 9-1), and supply  $V_S > V_{S\_UVLO}$ . When a portable device is attached and an Attach Detection event occurs, the UCS1003-1/2/3 will automatically transition to the Active state and operate according to the selected Active mode.

#### 5.1.3.2 Host-Controlled Transition from Detect to Active

For the Detect state, set S0 to '1', set the EM\_EN, M1 and M2 controls to the desired Active mode (Table 9-1), and configure one of the following:

- Disable PWR\_EN and supply  $\mathsf{V}_\mathsf{S}$ 

OR


• Enable PWR\_EN and don't supply V<sub>S</sub>; when a portable device is attached and an Attach Detection event occurs, the host must respond to transition to the Active state.

Depending on the control settings in the Detect state, this could entail:

• Enabling PWR\_EN

OR

• Supplying V<sub>S</sub> above the threshold.



#### 5.1.3.3 State Change from Detect to Active

When conditions cause the UCS1003-1/2/3 to transition from the Detect state to the Active state, the following occurs:

- The Attach Detection feature will be disabled; the Removal Detection feature remains enabled unless S0 is changed to '0'.
- 2. The bypass switch will be turned off.
- The discharge switch will be turned on briefly for t<sub>DISCHARGE</sub>.
- 4. The port power switch will be turned on.

#### 5.1.4 ACTIVE STATE OPERATION

Every time that the UCS1003-1/2/3 enters the Active state and the port power switch is closed, it will enter the mode as instructed by the host controller (see **Section 9.0 "Active State**"). The UCS1003-1/2/3 cannot be in the Active state (and therefore, the port power switch cannot be turned on) if any of the following conditions exist:

- $V_{S} < V_{S_{UVLO}}$
- · PWR\_EN is disabled
- M1, M2 and EM\_EN are all set to '0'
- S0 is set to '1' and an Attach Detection event has not occurred

#### 5.1.5 ERROR STATE OPERATION

The UCS1003-1/2/3 will enter the Error state from the Active state when any of the following events are detected:

- The maximum allowable internal die temperature (T<sub>TSD</sub>) has been exceeded (see Section 7.2.1.2 "Thermal Shutdown").
- An overcurrent condition has been detected (see Section 7.1.1 "Current Limit Setting").
- An undervoltage condition on V<sub>BUS</sub> has been detected (see Section 5.2.5 "Undervoltage Lockout on V<sub>S</sub>").
- A backdrive condition has been detected (see Section 5.2.3 "Back-Voltage Detection").
- A discharge error has been detected (see Section 7.3 "V<sub>BUS</sub> Discharge").
- An overvoltage condition on the V<sub>S</sub> pins.

The UCS1003-1/2/3 will enter the Error state from the Detect state when a backdrive condition has been detected or when the maximum allowable internal die temperature has been exceeded.

The UCS1003-1/2/3 will enter the Error state from the Sleep state when a backdrive condition has been detected.

When the UCS1003-1/2/3 enters the Error state, the port power switch,  $V_{BUS}$  bypass switch and the high-speed switch are turned off, and the ALERT# pin is asserted (by default). They will remain off while in this power state. The UCS1003-1/2/3 will leave this state as determined by the Fault handling selection (see Section 7.5 "Fault Handling Mechanism").

When using the latch Fault handler and the user has reactivated the device by clearing the ERR bit (for UCS1003-1 only, see Section 10.3 "Status Registers") or toggling the PWR\_EN control, the UCS1003-1/2/3 will check that all of the error conditions have been removed. If using the auto-recovery Fault handler, after the  $t_{CYCLE}$ time period, the UCS1003-1/2/3 will check that all of the error conditions have been removed.

If all of the error conditions have been removed, the UCS1003-1/2/3 will return to the Active state or Detect state, as applicable. Returning to the Active state will cause the UCS1003-1/2/3 to restart the selected mode (see Section 9.2 "Active Mode Selection").

If the device is in the Error state and a Removal Detection event occurs, it will check the error conditions and then return to the power state defined by the PWR\_EN, M1, M2, EM\_EN and S0 controls.

## 5.2 Supply Voltages

### 5.2.1 V<sub>DD</sub> SUPPLY VOLTAGE

The UCS1003-1/2/3 family requires 4.5V to 5.5V to be present on the  $V_{DD}$  pin for core device functionality. Core device functionality consists of maintaining register states, wake-up upon SMBus/l<sup>2</sup>C query and Attach Detection.

## 5.2.2 V<sub>S</sub> SOURCE VOLTAGE

 $V_S$  can be a separate supply and can be greater than  $V_{DD}$  to accommodate high-current applications in which current path resistances result in unacceptable voltage drops that may prevent optimal charging of some portable devices.

### 5.2.3 BACK-VOLTAGE DETECTION

Whenever the following conditions are true, the port power switch will be disabled, the V<sub>BUS</sub> bypass switch will be disabled, the high-speed data switch will be disabled and a back-voltage event will be flagged. This will cause the UCS1003-1/2/3 to enter the Error power state (see Section 5.1.5 "Error State Operation").

- The V<sub>BUS</sub> voltage exceeds the V<sub>S</sub> voltage by V<sub>BV\_TH</sub> and the port power switch is closed. The port power switch will be opened immediately. If the condition lasts for longer than t<sub>MASK</sub>, then the UCS1003-1/2/3 will enter the Error state. Otherwise, the port power switch will be turned on as soon as the condition is removed.
- The V<sub>BUS</sub> voltage exceeds the V<sub>DD</sub> voltage by V<sub>BV\_TH</sub> and the V<sub>BUS</sub> bypass switch is closed. The bypass switch will be opened immediately. If the condition lasts for longer than  $t_{MASK}$ , then the UCS1003-1/2/3 will enter the Error state. Otherwise, the bypass switch will be turned on as soon as the condition is removed.

### 5.2.4 BACKDRIVE CURRENT PROTECTION

If a self-powered portable device is attached, it may drive the V<sub>BUS</sub> port to its power supply voltage level; however, the UCS1003-1/2/3 family is designed such that leakage current from the V<sub>BUS</sub> pins to the V<sub>DD</sub> or V<sub>S</sub> pins shall not exceed I<sub>BD\_1</sub> (if the V<sub>DD</sub> voltage is zero), or I<sub>BD\_2</sub> (if the V<sub>DD</sub> voltage exceeds V<sub>DD\_TH</sub>).

### 5.2.5 UNDERVOLTAGE LOCKOUT ON V<sub>S</sub>

The UCS1003-1/2/3 family requires a minimum voltage (V\_S\_UVLO) be present on the V\_S pin for the Active power state.

## 5.2.6 OVERVOLTAGE DETECTION AND LOCKOUT ON $V_S$

The UCS1003-1/2/3 port power switch will be disabled if the voltage on the V<sub>S</sub> pin exceeds a voltage (V<sub>S\_OV</sub>) for longer than the specified time (t<sub>MASK</sub>). This will cause the device to enter the Error state.

## 5.3 Discrete Input Pins

Note:	If it is necessary to connect any of the
	control pins, except the COMM_SEL/ILIM
	or SEL pins, via a resistor to $V_{DD}$ or GND,
	the resistor value should not exceed
	100 k $\Omega$ in order to meet the VIH and VIL
	specifications.

### 5.3.1 COMM\_SEL/ILIM INPUT

The COMM\_SEL/I<sub>LIM</sub> input determines the initial I<sub>LIM</sub> settings and the Communications mode, as shown in Table 11-1.

#### 5.3.2 SEL INPUT

The SEL pin selects the polarity of the PWR\_EN control. If the SEL pin is high, the PWR\_EN control is active-high enable. If the SEL pin is low, the PWR\_EN control is active-low enable. In addition, if the UCS1003-1 is not configured to operate in Stand-Alone mode, the SEL pin determines the SMBus address. See Table 11-2. The SEL pin state is latched upon device power-up and further changes will have no effect.

#### 5.3.3 M1, M2 AND EM\_EN INPUTS

The M1, M2 and EM\_EN input controls determine the Active mode and affect the power state (see Table 5-2 and Table 9-1). When these controls are all set to '0' and PWR\_EN is enabled, the UCS1003-1/2/3 Attach and Removal Detection feature is disabled. In case of the UCS1003-1 configured in SMBus mode, the M1, M2 and EM\_EN pin states will be ignored by the UCS1003-1 if the PIN\_IGN Configuration bit is set (see **Section 10.4.3 "Switch Configuration Register"**); otherwise, the M1\_SET, M2\_SET and EM\_EN\_SET Configuration bits (see **Section 10.4.3 "Switch Configuration Register"**) are checked along with the pins.

### 5.3.4 PWR\_EN INPUT

The PWR\_EN control enables the port power switch to be turned on if conditions are met and affects the power state (see Table 5-2). The port power switch cannot be closed if PWR\_EN is disabled. However, if PWR\_EN is enabled, the port power switch is not necessarily closed (see Section 5.1.4 "Active State Operation"). Polarity is controlled by the SEL pin. In the case of the UCS1003-1 configured in SMBus mode, the PWR\_EN pin state will be ignored by the UCS1003-1 if the PIN\_IGN Configuration bit is set (see Section 10.4.3 "Switch Configuration Begister"); otherwise, the PWR\_ENS Configuration Bit (see Section 10.4.3 "Switch Configuration Register") is checked along with the pin.

### 5.3.5 LATCH INPUT

The latch input control determines the behavior of the Fault handling mechanism (see Section 7.5 "Fault Handling Mechanism").

When the UCS1003-1 is configured to operate in Stand-Alone mode (see Section 11.3 "Stand-Alone Operating Mode"), the latch control is available exclusively via the LATCH pin (see Table 11-10). When the UCS1003-1 is configured to operate in SMBus mode, the latch control is available exclusively via the LATCHS Configuration bit (see Section 10.4.3 "Switch Configuration Register").

### 5.3.6 S0 INPUT

The S0 control enables the Attach and Removal Detection feature, and affects the power state (see Table 5-2). When S0 is set to '1', an Attach Detection event must occur before the port power switch can be turned on. When S0 is set to '0', the Attach and Removal Detection feature is not enabled.

When the UCS1003-1 is configured to operate in SMBus mode (see Section 11.3 "Stand-Alone Operating Mode"), the S0 control is available exclusively via the S0\_SET Configuration bit (see Section 10.4.3 "Switch Configuration Register"). Otherwise, the S0 control is available exclusively via the S0 pin since the SMBus protocol will be disabled.

## 5.4 Discrete Output Pins

#### 5.4.1 ALERT# AND A\_DET# OUTPUT PINS

The ALERT# pin is an active-low, open-drain interrupt to the host controller. The ALERT# pin is asserted (by default - see ALERT\_MASK in Section 10.4.1 "General Configuration Register") when an error occurs (see Register 10-3). In the case of UCS1003-1, the ALERT# pin can also be asserted when the LOW\_CUR (portable device is pulling less current and may be finished charging) or TREG (thermal regulation temperature exceeded) bits are set and linked. Also, when charge rationing is enabled in UCS1003-1, the ALERT# pin is asserted by default when the current rationing threshold is reached (as determined by RATION\_BEH<1:0> - see Table 7-2). The ALERT# pin is released when all error conditions that may assert the ALERT# pin (such as an error condition, charge rationing, and TREG and LOW CHG if linked) have been removed or reset as necessary.

The A\_DET# pin (UCS1003-1, UCS1003-3) provides an active-low, open-drain output indication that a valid Attach Detection event has occurred. It will remain asserted until the UCS1003-1 or UCS1003-3 is placed into the Sleep state, or a Removal Detection event occurs. For wake on USB, the A\_DET# pin assertion can be utilized by the system. If the S0 control is '0' and the UCS1003-1 or UCS1003-3 is in the Active state, the A\_DET# pin will be asserted regardless if a portable device is attached or not. If S0 is '1', PWR\_EN is enabled and V<sub>S</sub> is not present; the A\_DET# pin will cycle if the current draw exceeds the current capacity of the bypass switch. The CHRG# pin (UCS1003-2) provides an active-low, open-drain output indication that charging of an attached device is active. It will remain asserted until this condition no longer exists and then will be automatically released.

#### 5.4.2 INTERRUPT BLANKING

The ALERT#, A\_DET# (UCS1003-1 and UCS1003-3) and CHRG# (UCS1003-2) pins will not be asserted for a specified time (up to  $t_{BLANK}$ ) after power-up. Additionally, an error condition (except for the thermal shutdown) must be present for longer than a specified time ( $t_{MASK}$ ) before the ALERT# pin is asserted.

NOTES:

## 6.0 USB HIGH-SPEED DATA SWITCH

The UCS1003-1/2/3 family contains a series USB 2.0 compliant, high-speed switch between the  $D_{PIN}$  and  $D_{MIN}$  pins, and between the  $D_{POUT}$  and  $D_{MOUT}$  pins. This switch is designed for high-speed, low-latency functionality to allow USB 2.0 full-speed and high-speed communications with minimal interference.

Nominally, the switch is closed in the Active state, allowing uninterrupted USB communications between the upstream host and the portable device. The switch is opened when:

- The UCS1003-1/2/3 family is actively emulating, using any of the charger emulation profiles except CDP (by default – see Section 10.4.5 "High-Speed Switch Configuration Register")
- The UCS1003-1/2/3 family is operating as a dedicated charger unless the HSW\_DCE Configuration bit is set (see Section 10.4.5 "High-Speed Switch Configuration Register")
- The UCS1003-1/2/3 family is in the Detect state (by default) or in the Sleep state

# **Note:** If the V<sub>DD</sub> voltage is less than V<sub>DD\_TH</sub>, the high-speed data switch will be disabled and opened.

## 6.1 USB-IF High-Speed Compliance

The USB data switch will not significantly degrade the signal integrity through the device  $D_P/D_M$  pins with USB high-speed communications.

NOTES:

## 7.0 USB PORT POWER SWITCH

To ensure compliance to various charging specifications, the UCS1003-1/2/3 family contains a USB port power switch that supports two Current-Limiting modes: Trip and Constant-Current (variable slope) modes. The Current-Limit mode ( $I_{LIM}$ ) is pin-selectable (and may be updated via the register set). The switch also includes soft-start circuitry and a separate short-circuit current limit.

The port power switch is on in the Active state (except when  $V_{BUS}$  is discharging).

## 7.1 Current Limiting

#### 7.1.1 CURRENT LIMIT SETTING

The UCS1003-1/2/3 hardware set current limit ( $I_{LIM}$ ) can be one of eight values (see Table 11-1, which applies to UCS1003-1, and Table 7-1, which applies to UCS1003-2 and UCS1003-3). This resistor value is read once upon the UCS1003-1/2/3 devices' power-up.

## TABLE 7-1: UCS1003-2 AND UCS1003-3 ILIM SELECTION<sup>(1,2)</sup> I

I <sub>LIM</sub> Resistor ±5%	I <sub>LIM</sub> Setting
47 kΩ Pull-Down	570 mA
56 kΩ Pull-Down	1000 mA
68 kΩ Pull-Down	1130 mA
82 kΩ Pull-Down	1350 mA
100 kΩ Pull-Down	1680 mA
120 kΩ Pull-Down	2050 mA
150 kΩ Pull-Down	2280 mA
V <sub>DD</sub> (if a pull-up resistor is used, its value must not exceed 100 kΩ)	2850 mA (3000 mA maximum)

- **Note 1:** Unless otherwise indicated, the values specified above are the typical I<sub>LIM</sub> in Table 1-2.
  - 2:  $I_{LIM}$  pull-down resistors with values less than 33 k $\Omega$ , connected to UCS1003-2 or UCS1003-3, will cause unexpected behavior.

In the case of UCS1003-1, the current limit can be changed via the SMBus/l<sup>2</sup>C after power-up; however, the programmed current limit cannot exceed the hardware set current limit.

At power-up, the hardware current limit ( $I_{LIM}$ ) and Communication mode, in the case of UCS1003-1 (Stand-Alone or SMBus/I<sup>2</sup>C), are determined via the pull-down resistor (or pull-up resistor if connected to V<sub>DD</sub>) on the COMM\_SEL/I<sub>LIM</sub> pin, as shown in Table 11-1.

### 7.1.2 SHORT-CIRCUIT OUTPUT CURRENT LIMITING

Short-circuit current limiting occurs when the output current is above the selectable current limit ( $I_{LIMx}$ ). This event will be detected and the current will immediately be limited (within  $t_{SHORT\_LIM}$  time). If the condition remains, the port power switch will flag an error condition and enter the Error state (see Section 5.1.5 "Error State Operation").

### 7.1.3 SOFT START

When the PWR\_EN control changes states to enable the port power switch, or an Attach Detection event occurs in the Detect power state and the PWR\_EN control is already enabled, the UCS1003-1/2/3 family invokes a soft-start routine for the duration of the V<sub>BUS</sub> rise time ( $t_{R_BUS}$ ). This soft-start routine will limit current flow from V<sub>S</sub> into V<sub>BUS</sub> while it is active. This circuitry will prevent current spikes due to a step in the portable device current draw.

In the case when a portable device is attached while the PWR\_EN pin is already enabled, if the bus current exceeds  $I_{LIM}$ , the UCS1003-1/2/3 current limiter will respond within a specified time ( $t_{SHORT\_LIM}$ ) and will operate normally at this point. The  $C_{BUS}$  capacitor will deliver the extra current, if any, as required by the load change.

### 7.1.4 CURRENT-LIMITING MODES

The UCS1003-1/2/3 current limiting has two modes: Trip and Constant-Current (variable slope) modes. Either mode functions at all times when the port power switch is closed. The Current-Limiting mode used depends on the Active state mode (see Section 9.9 "Current Limit Mode Associations"). When operating in the Detect power state (see Section 5.1.3 "Detect State Operation"), the current capacity at V<sub>BUS</sub> is limited to  $I_{BUS_BYP}$  as described in Section 8.2 "V<sub>BUS</sub> Bypass Switch".

### 7.1.4.1 Trip Mode

When using Trip Current-Limiting mode, the UCS1003-1/2/3 USB port power switch functions as a low-resistance switch and rapidly turns off if the current limit is exceeded. While operating using Trip Current-Limiting mode, the  $V_{BUS}$  output voltage will be held relatively constant (equal to the  $V_S$  voltage minus the  $R_{ON} \times I_{BUS}$  current) for all current values up to the  $I_{LIM}$ .

If the current drawn by a portable device exceeds  ${\rm I}_{\rm LIM},$  the following occurs:

- 1. The port power switch will be turned off (Trip mode action).
- 2. The UCS1003-1/2/3 will enter the Error state and assert the ALERT# pin.
- 3. The Fault handling circuitry will then determine subsequent actions.

Trip Current-Limiting mode is used by default when the UCS1003-1/2/3 family is in Data Pass-Through and Dedicated Charger Emulation Cycle mode (except when the BC1.2 DCP charger emulation profile is accepted), and when there's no handshake. This method is also used when charger emulation is active.

Note:	To avoid cycling in Trip mode, set I <sub>LIM</sub> higher than the highest expected portable				
	nigher than the nighest expected portable				
	device current draw.				

### 7.1.4.2 Constant-Current Limiting (Variable Slope)

Constant-Current Limiting is used when a portable device handshakes using the BC1.2 DCP charger emulation profile and the current drawn is greater than  $I_{LIM}$  (and  $I_{LIM} < 1.68A$ ). It is also used in BC1.2 CDP mode and during the DCE Cycle when a charger emulation profile is being applied, and the emulation time-out is active.

In CC mode, the port power switch allows the attached portable device to reduce V<sub>BUS</sub> output voltage to less than the input V<sub>S</sub> voltage, while maintaining current delivery. The V/I slope depends on the user set I<sub>LIM</sub> value. This slope is held constant for a given I<sub>LIM</sub> value.

## 7.2 Thermal Management and Voltage Protection

## 7.2.1 THERMAL MANAGEMENT

The UCS1003-1/2/3 family utilizes two-stage internal thermal management. The first is named Dynamic Thermal Management and the second is a Fixed Thermal Shutdown.

## 7.2.1.1 Dynamic Thermal Management

For the first stage (active in both Current-Limiting modes), referred to as Dynamic Thermal Management, the UCS1003-1/2/3 devices automatically adjust port power switch limits and modes to lower power dissipation when the thermal regulation temperature value is approached, as described below.

If the internal temperature exceeds the  $T_{REG}$  value, the port power switch is opened, the current limit ( $I_{LIM}$ ) is lowered by one step and a timer is started ( $t_{DC\_TEMP}$ ). When this timer expires, the port power switch is closed and the internal temperature is checked again. If it remains above the  $T_{REG}$  threshold, the UCS1003-1/2/3 devices repeat this cycle (open port power switch and reduce the  $I_{LIM}$  setting by one step) until  $I_{LIM}$  reaches its minimum value.

- Note 1: If the temperature exceeds the T<sub>REG</sub> threshold while operating in the DCE Cycle mode, after a charger emulation profile has been accepted, the profile will be removed. The UCS1003-1/2/3 will not restart the DCE Cycle mode until one of the control inputs changes states to restart emulation.
  - 2: The UCS1003-1/2/3 will not actively discharge  $V_{BUS}$  as a result of the temperature exceeding  $T_{REG}$ ; however, any load current provided by a portable device or other load will cause  $V_{BUS}$  to be discharged when the port power switch is opened, possibly resulting in an attached portable device resetting.

If the UCS1003-1/2/3 is operating using Constant-Current Limiting (variable slope) and the I<sub>LIM</sub> setting has been reduced to its minimum set point, and the temperature is still above  $T_{REG}$ , the UCS1003-1/2/3 will switch to operating using Trip Current-Limiting mode. This will be done by reducing the I<sub>BUS\_R2MIN</sub> setting to 120 mA and restoring the I<sub>LIM</sub> setting to the value immediately below the programmed setting (e.g., if the programmed I<sub>LIM</sub> is 2.05A, the value will be set to 1.68A). If the temperature continues to remain above  $T_{REG}$ , the UCS1003-1/2/3 will continue this cycle (open the port power switch and reduce the I<sub>LIM</sub> setting by one step).

If the UCS1003-1/2/3 internal temperature drops below  $T_{REG} - T_{REG\_HYST}$ , the UCS1003-1/2/3 will take action based on the following:

- 1. If the Current Limit mode changed from CC mode to Trip mode, then a timer is started. When this timer expires, the UCS1003-1/2/3 will reset the port power switch operation to its original configuration, allowing it to operate using Constant-Current Limiting (variable slope).
- 2. If the Current Limit mode did not change from CC mode to Trip mode, or was already operating in Trip mode, the UCS1003-1/2/3 will reset the port power switch operation to its original configuration.

If the UCS1003-1/2/3 family is operating using Trip Current-Limiting mode and the I<sub>LIM</sub> setting has been reduced to its minimum set point, and the temperature is above T<sub>REG</sub>, the port power switch will be closed and the current limit will be held at its minimum setting until the temperature drops below T<sub>REG</sub> – T<sub>REG HYST</sub>.

## 7.2.1.2 Thermal Shutdown

The second stage consists of a hardware implemented thermal shutdown corresponding to the maximum allowable internal die temperature ( $T_{TSD}$ ). If the internal temperature exceeds this value, the port power switch will immediately be turned off until the temperature is below  $T_{TSD} - T_{TSD}$  HYST.

## 7.3 V<sub>BUS</sub> Discharge

The UCS1003-1/2/3 will discharge V\_{BUS} through an internal 100  $\!\Omega$  resistor when at least one of the following conditions occurs:

- The PWR\_EN control is disabled (triggered on the inactive edge of the PWR\_EN control).
- A portable device Removal Detection event is flagged.
- The V<sub>S</sub> voltage drops below a specified threshold (V<sub>S\_UVLO</sub>) that causes the port power switch to be disabled.
- When commanded into the Sleep power state via the EM\_EN, M1 and M2 controls.
- Before each charger emulation profile is applied.
- Upon recovery from the Error state.
- When commanded via the SMBus (for UCS1003-1 only, see Section 10.4 "Configuration Registers") in the Active state.
- Any time that the port power switch is activated after the V<sub>BUS</sub> bypass switch has been on (i.e., whenever V<sub>BUS</sub> voltage transitions from being driven from V<sub>DD</sub> to being driven from V<sub>S</sub>, such as going from Detect to Active power state).
- Any time that the V<sub>BUS</sub> bypass switch is activated after the port power switch has been on (i.e., going from Active to Detect power state).

When the V<sub>BUS</sub> discharge circuitry is activated, at the end of the t<sub>DISCHARGE</sub> time, the UCS1003-1/2/3 will confirm that V<sub>BUS</sub> was discharged. If the V<sub>BUS</sub> voltage is not below the V<sub>TEST</sub> level, a discharge error will be flagged (by setting the DISCH\_ERR status bit in the case of UCS1003-1) and the UCS1003-1/2/3 will enter the Error state.

## 7.4 Battery Full (UCS1003-1 Only)

Delivery of bus current to a portable device can be rationed by the UCS1003-1. When this functionality is enabled, the host system must provide the UCS1003-1 with an accumulated charge maximum limit (in mAh). The charge rationing functionality works only in the Active power state. It continuously monitors the current delivered, as well as the time elapsed since the mode was activated (or since the data was updated). This information is compiled to generate a charge rationing number that is checked against the host limit.

Once the programmed current rationing limit has been reached, the UCS1003-1 will take action as determined by the RATION\_BEH<1:0> bits, as described in Table 7-2. Note that this does not cause the device to enter the Error state.

Once the charge rationing circuitry has reached the programmed threshold, the UCS1003-1 will maintain the desired behavior until charge rationing is reset. Once charge rationing has been reset or disabled, the UCS1003-1 will recover, as shown in Table 7-3.

RATION_BEH<1:0>		Behavior	Actions taken	Nataa	
1	0	Denavior	Actions taken	Notes	
0	0	Report	Report ALERT# pin asserted.		
0	1	Report and Disconnect (default)	<ol> <li>ALERT# pin asserted.</li> <li>Charger emulation profile removed.</li> <li>Port power switch disconnected.</li> </ol>	The HSW will not be affected. All bus monitoring is still active. Changing the M1, M2, EM_EN, S0 and PWR_EN controls will cause the device to change power states as defined by the pin com- binations; however, the port power switch will remain off until the rationing circuitry is reset. Furthermore, the bypass switch will not be turned on if enabled via the S0 control.	
1	0	Disconnect and Go to Sleep	<ol> <li>Port power switch disconnected.</li> <li>Charger emulation profile removed.</li> <li>Device will enter the Sleep state.</li> </ol>	The HSW will be disabled. All $V_{BUS}$ and $V_S$ monitoring will be stopped. Changing the M1, M2, EM_EN, S0 and PWR_EN controls will have no effect on the power state until the rationing circuitry is reset.	
1	1	Ignore	Take no further action.		

TABLE 7-2: CHARGE RATIONING BEHAVIOR

Behavior	Reset Actions
Report	1. Reset the Total Accumulated Charge registers.
	2. Clear the RATION status bit.
	3. Release the ALERT# pin.
Report	1. Reset the Total Accumulated Charge registers.
and Disconnect	2. Clear the RATION status bit.
	3. Release the ALERT# pin.
	4. Check the M1, M2, EM_EN, S0 and PWR_EN controls and enter the indicated power state if the controls changed (see <b>Note 1</b> ).
Disconnect	1. Reset the Total Accumulated Charge registers.
and Go to Sleep	2. Clear the RATION status bit.
	3. Check the M1, M2, EM_EN, S0 and PWR_EN controls and enter the indicated power state
	if the controls changed (see Note 1).
Ignore	1. Reset the Total Accumulated Charge registers.
	2. Clear the RATION status bit.

#### TABLE 7-3: CHARGE RATIONING RESET BEHAVIOR

**Note 1:** Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation will be restarted (provided emulation is enabled via the pin states). If the pin conditions have not changed, the UCS1003-1 returns to the previous power state as if the rationing threshold had not been reached (e.g., it will not discharge V<sub>BUS</sub> or restart emulation).

#### 7.4.1 CHARGE RATIONING INTERACTIONS

When charge rationing is active, regardless of the specified behavior, the UCS1003-1 will function normally until the charge rationing threshold is reached. Note that charge rationing is only active when the UCS1003-1 is in the Active state and it does not automatically reset when a Removal or Attach Detection event occurs. Charger emulation will start over if a Removal Detection event and Attach Detection event occur while charge rationing is active, and the charge rationing threshold has not been reached. This allows charging of sequential portable devices while charge is being rationed, which means that the accumulated power given to several portable devices will still be held to the stated rationing limit. Changing the charge rationing behavior will have no effect on the Charge Rationing Data registers. If the behavior is changed prior to reaching the charge rationing threshold, this change will occur and be transparent to the user. When the charge rationing threshold is reached, the UCS1003-1 will take action, as shown in Table 7-2. If the behavior is changed after the charge rationing threshold has been reached, the UCS1003-1 will immediately adopt the newly programmed behavior, clearing the ALERT# pin and restoring switch operation respectively (see Table 7-4).

Previous Behavior	New Behavior	Actions taken	
Ignore	Report	Assert ALERT# pin.	
	Report and Disconnect	<ol> <li>Assert ALERT# pin.</li> <li>Remove charger emulation profile.</li> <li>Open port power switch. See the Report and Disconnect (default) in Table 7-2.</li> </ol>	
	Disconnect and Go to Sleep	<ol> <li>Remove charger emulation profile.</li> <li>Open port power switch.</li> <li>Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-2.</li> </ol>	
Report	Ignore	Release ALERT# pin.	
	Report and Disconnect	Open port power switch. See the Report and Disconnect (default) entry in Table 7-2.	
	Disconnect and Go to Sleep	<ol> <li>Release the ALERT# pin.</li> <li>Remove charger emulation profile.</li> <li>Open the port power switch.</li> <li>Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-2.</li> </ol>	
Report and Disconnect	Ignore	<ol> <li>Release the ALERT# pin.</li> <li>Check the M1, M2, EM_EN, S0 and PWR_EN controls, and enter the indicated power state if the controls changed (see Note 1).</li> </ol>	
	Report	Check the M1, M2, EM_EN, S0 and PWR_EN controls, and enter the indicated power state if the controls changed (see <b>Note 1</b> ).	
	Disconnect and Go to Sleep	<ol> <li>Release the ALERT# pin.</li> <li>Enter the Sleep state. See the Disconnect and Go to Sleep entry in Table 7-2.</li> </ol>	
Disconnect and Go to	Ignore	Check the M1, M2, EM_EN, S0 and PWR_EN controls, and enter the indicated power state if the controls changed (see <b>Note 1</b> ).	
Sleep	Report	<ol> <li>Assert the ALERT# pin.</li> <li>Check the M1, M2, EM_EN, S0 and PWR_EN controls, and enter the indicated power state if the controls changed (see Note 1).</li> </ol>	
	Report and Disconnect	<ol> <li>Assert the ALERT# pin.</li> <li>Check the M1, M2, EM_EN, S0 and PWR_EN controls to determine the power state, then enter that state, except that the port power switch and bypass switch will not be closed (see Note 1).</li> </ol>	

TABLE 7-4:	EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

**Note 1:** Any time the charge rationing circuitry checks the pin conditions when changing rationing behavior or resetting charge rationing, if the external pin conditions have changed, then charger emulation will be restarted (provided emulation is enabled via the pin states). If the pin conditions have not changed, the UCS1003-1 returns to the previous power state as if the rationing threshold had not been reached (e.g., it will not discharge V<sub>BUS</sub> or restart emulation).

If the RTN\_EN control bit is set to '0' prior to reaching the charge rationing threshold, rationing will be disabled and the Total Accumulated Charge registers will be cleared. If the RTN\_EN bit is set to '0' after the charge rationing threshold has been reached, the following will be done:

- 1. RATION status bit will be cleared.
- 2. The ALERT# pin will be released if asserted by the rationing circuitry and no other conditions are present.
- 3. The M1, M2, EM\_EN, S0 and PWR\_EN controls are checked to determine the power state. See **Note 1** in Table 7-4.
  - **Note:** If the rationing behavior was set to "Report and Disconnect" when the charge rationing threshold was reached, and then the RTN\_EN bit is cleared, the portable device may start charging sub-optimally because the charger emulation profile has been removed. Toggle the PWR\_EN control to restart charger emulation.

Setting the RTN\_RST control bit to '1' will automatically reset the Total Accumulated Charge registers to 00\_00h. If this is done prior to reaching the charge rationing threshold, the data will continue to be accumulated, restarting from 00\_00h. If this is done after the charge rationing threshold is reached, the UCS1003-1 will take action, as shown in Table 7-3.

## 7.5 Fault Handling Mechanism

The UCS1003-1/2/3 has two modes for handling Faults:

- Latch (latch-upon-Fault)
- Auto-Recovery (automatically attempt to restore the Active power state after a Fault occurs).

If the SMBus is actively utilized, auto-recovery Fault handling is the default error handler, as determined by the LATCHS bit (see Section 10.4.3 "Switch Configuration Register"). Otherwise, the Fault handling mechanism used depends on the state of the LATCH pin. Faults include overcurrent, overvoltage (on V<sub>S</sub>), undervoltage (on V<sub>BUS</sub>), back-voltage (V<sub>BUS</sub> to V<sub>S</sub> or V<sub>BUS</sub> to V<sub>DD</sub>), discharge error and maximum allowable internal die temperature (T<sub>TSD</sub>) exceeded (see Section 5.1.5 "Error State Operation").

#### 7.5.1 AUTO-RECOVERY FAULT HANDLING

When the LATCH control is low, auto-recovery Fault handling is used. When an error condition is detected, the UCS1003-1/2/3 will immediately enter the Error state and assert the ALERT# pin (see Section 5.1.5 "Error State Operation"). Independently from the host controller, the UCS1003-1/2/3 will wait a preset time ( $t_{CYCLE}$ ), check error conditions ( $t_{TST}$ ) and restore Active operation if the error condition(s) no longer exist. If all other conditions that may cause the ALERT# pin to be asserted have been removed, the ALERT# pin will be released.

## 7.5.2 LATCHED FAULT HANDLING

When the LATCH control is high, latch Fault handling is used. When an error condition is detected, the UCS1003-1/2/3 will enter the Error power state and assert the ALERT# pin. Upon command from the host controller (by toggling the PWR\_EN control from

enabled to disabled or by clearing the ERR bit via SMBus), the UCS1003-1/2/3 will check error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions.




FIGURE 7-1: Error Recovery Timing (Short-Circuit Example).

NOTES:

## 8.0 DETECT STATE

### 8.1 Device Attach/Removal Detection

The UCS1003-1/2/3 can detect the attachment and removal of a portable device on the USB port. Attach and Removal Detection does not perform any charger emulation or qualification of the device. The high-speed switch is "off" (by default) during the Detect power state.

## 8.2 V<sub>BUS</sub> Bypass Switch

The UCS1003-1/2/3 family contains circuitry to provide V<sub>BUS</sub> current, as shown in Figure 8-1. In the Detect state, V<sub>DD</sub> is the voltage source; in the Active state, V<sub>S</sub> is the voltage source. The bypass switch and the port power switch are never both on at the same time.

While the V<sub>BUS</sub> bypass switch is active, the current available to a portable device will be limited to  $I_{BUS_BYP}$  and the Attach Detection feature is active.




FIGURE 8-1: Detect State V<sub>BUS</sub> Biasing.

## 8.3 Attach Detection

The primary Attach Detection feature is only active in the Detect power state. When active, this feature constantly monitors the current load on the V<sub>BUS</sub> pin. If the current drawn by a portable device is greater than  $I_{DET_QUAL}$ , for longer than  $t_{DET_QUAL}$ , an Attach Detection event occurs. This will cause the UCS1003-1 or UCS1003-3 to assert the A\_DET# pin low and the ADET\_PIN and ATT status bits to be set in the UCS1003-1 registers. The UCS1003-2 internally flags the event.

Until the port power switch is enabled, the current available to a portable device will be limited to that used to detect device attachment ( $I_{DET_QUAL}$ ). Once an Attach Detection event occurs, the UCS1003-1/2/3 will wait for the PWR\_EN control to be enabled (if not already). When PWR\_EN is enabled and V<sub>S</sub> is above the threshold, the UCS1003-1/2/3 will activate the USB port power switch and operate in the selected Active mode (see Section 9.0 "Active State").

## 8.4 Removal Detection

The Removal Detection feature will be active in the Active and Detect power states if S0 = 1. This feature monitors the current load on the  $V_{BUS}$  pin. If this load drops to less than  $I_{REM\_QUAL\_DET}$  for longer than  $t_{REM\_QUAL}$ , a Removal Detection event is flagged. When this event occurs, the following will be performed:

- 1. Disable the port power switch and the bypass switch.
- 2. Deassert the A\_DET# pin (UCS1003-1 and UCS1003-3 only) and set the REM status register bit (UCS1003-1 only).
- Enable an internal discharging device that will discharge the V<sub>BUS</sub> line within t<sub>DISCHARGE</sub>.
- Once the V<sub>BUS</sub> pin has been discharged, the device will return to the Detect state regardless of the PWR\_EN control state.

NOTES:

## 9.0 ACTIVE STATE

## 9.1 Active State Overview

The UCS1003-1/2/3 family has the following modes of operation in the Active state: Data Pass-Through, BC1.2 DCP, BC1.2 SDP, BC1.2 CDP and Dedicated Charger Emulation Cycle. The Current-Limiting mode depends on the Active mode behavior (see Table 9-2).

## 9.2 Active Mode Selection

The Active mode selection is controlled by three controls: EM\_EN, M1 and M2, as shown in Table 9-1.

TABLE 9-1: ACTIVE MODE SELECTION

M1	M2	EM_EN	Active mode
0	0	1	Dedicated Charger Emulation Cycle
0	1	0	Data Pass-Through
0	1	1	BC1.2 DCP
1	0	0	BC1.2 SDP (Note 1)
1	0	1	Dedicated Charger Emulation Cycle
1	1	0	Data Pass-Through
1	1	1	BC1.2 CDP

Note 1: BC1.2 SDP behaves the same as the Data Pass-Through mode with the exception that it is preceded by a V<sub>BUS</sub> discharge when the mode is entered per the BC1.2 specification.

## 9.3 BC1.2 Detection Renegotiation

The BC1.2 specification allows a charger to act as an SDP, CDP or DCP and to change between these roles. To force an attached portable device to repeat the Charging Detection procedure,  $V_{BUS}$  must be cycled. In compliance with this specification, the UCS1003-1/2/3 family automatically cycles  $V_{BUS}$  when switching between the BC1.2 SDP, BC1.2 DCP and BC1.2 CDP modes.

## 9.4 Data Pass-Through (No Charger Emulation)

When commanded to Data Pass-Through mode, the UCS1003-1/2/3 devices will close their USB highspeed data switch to allow USB communications between a portable device and host controller, and will operate using Trip Current-Limiting mode. No charger emulation profiles are applied in this mode. Data Pass-Through mode will persist until commanded otherwise by the M1, M2 and EM\_EN controls.

- Note 1: If it is desired that the Data Pass-Through mode operates as a traditional/standard port power switch, the S0 control should be set to '0' to allow the port power switch to be closed without requiring an Attach Detection event. When entering this mode, there is no automatic V<sub>BUS</sub> discharge.
  - 2: When the M1, M2 and EM\_EN controls are set to '0', '1', '0' or to '1', '1', '0', respectively, Data Pass-Through mode will persist if the PWR\_EN control is disabled; however, the UCS1003-1/2/3 will draw more current. To leave the Data Pass-Through mode, the PWR\_EN control must be enabled before the M1, M2 and EM\_EN controls are changed to the desired mode.

## 9.5 BC1.2 SDP (No Charger Emulation)

When commanded to BC1.2 SDP mode, UCS1003-1/2/3 devices will discharge  $V_{BUS}$ , close their USB high-speed data switch to allow USB communications between a portable device and host controller, and will operate using Trip Current-Limiting mode. No charger emulation profiles are applied in this mode. BC1.2 SDP mode will persist until commanded otherwise by the M1, M2, EM\_EN and PWR\_EN controls.

```
Note: If it is desired that the BC1.2 SDP mode operates as a traditional/standard port power switch, the S0 control should be set to '0' to allow the port power switch to be closed without requiring an Attach Detection event.
```

## 9.6 BC1.2 CDP

When BC1.2 CDP is selected as the Active mode, UCS1003-1/2/3 devices will discharge  $V_{BUS}$ , close their USB high-speed data switch (by default) and apply the BC1.2 CDP charger emulation profile, which performs handshaking per the specification. The combination of the UCS1003-1/2/3 CDP handshake, along with a standard USB host, comprises a charging downstream port. In BC1.2 CDP mode, there is no emulation time-out.

If the handshake is successful, the UCS1003-1/2/3 will operate using Constant-Current Limiting (variable slope). If the handshake is not successful, the UCS1003-1/2/3 will leave the applied CDP profile in place, leave the high-speed switch closed, enable Constant-Current Limiting and persist in this condition until commanded otherwise by the M1, M2, EM\_EN and PWR\_EN controls.

The UCS1003-1/2/3 will respond per the BC1.2 specification to the portable device initiated charger renegotiation requests.

- Note 1: BC1.2 compliance testing may require the S0 control to be set to '0' (Attach and Removal Detection feature disabled) while testing is in progress.
  - 2: When the UCS1003-1/2/3 devices are in BC1.2 CDP mode and the Attach and Removal Detection feature is enabled, if a power thief (such as a USB light or fan) attaches but does not assert the D<sub>P</sub> pin, a removal event will not occur when the portable device is removed. However, if a standard USB device is subsequently attached, Removal Detection will again be fully functional. As well, if PWR\_EN is cycled or M1, M2 and/or EM\_EN change state, a removal event will occur and Attach Detection will be reactivated.

#### 9.6.1 BC1.2 CDP CHARGER EMULATION PROFILE

The BC1.2 CDP charger emulation profile acts in a reactionary manner based on stimulus from the portable device, as described below and shown in Figure 2-1.

Note:	All CDP handshaking is performed with
	the high-speed switch closed.

- 1. V<sub>BUS</sub> voltage is applied.
- Primary Detection When the portable device drives a voltage between 0.4V and 0.8V onto the D<sub>POUT</sub> pin, the UCS1003-1/2/3 will drive 0.6V onto the D<sub>MOUT</sub> pin within 20 ms.
- When the portable device drives the D<sub>POUT</sub> pin back to '0', the UCS1003-1/2/3 will then drive the D<sub>MOUT</sub> pin back to '0' within 20 ms.
- Optional Secondary Detection If the portable device then drives a voltage of 0.6V (nominal) onto the D<sub>MOUT</sub> pin, the UCS1003-1/2/3 will take no other action. This will cause the portable device to observe a '0' on the D<sub>POUT</sub> pin and know that it is connected to a CDP.

## 9.7 BC1.2 DCP

When BC1.2 DCP is selected as the Active mode, UCS1003-1/2/3 will discharge  $V_{BUS}$  and apply the BC1.2 DCP charger emulation profile per the specification. In BC1.2 DCP mode, the emulation timeout and requirement for portable device current draw are automatically disabled. In the case of UCS1003-1, when the BC1.2 DCP charger emulation profile is applied within the Dedicated Charger Emulation Cycle mode (see Section 9.11.1 "BC1.2 DCP Charger Emulation Profile within DCE Cycle"), the time-out and current draw requirement are enabled. If the portable device is charging after the DCP charger emulation profile is applied, the UCS1003-1/2/3 will leave in place the resistive short, leave the high-speed switch open and enable Constant-Current Limiting (variable slope).

Note:	BC1.2 compliance testing may require the				
	S0 control to be set to '0' (Attach and				
	Removal Detection feature disabled)				
	while testing is in progress.				

#### 9.7.1 BC1.2 DCP CHARGER EMULATION PROFILE

The BC1.2 DCP charger emulation profile is described as follows:

- 1.  $V_{BUS}$  voltage is applied. A resistor ( $R_{DCP\_RES}$ ) is connected between the  $D_{POUT}$  and  $D_{MOUT}$  pins.
- 2. Primary Detection If the portable device drives 0.6V (nominal) onto the  $D_{POUT}$  pin, the UCS1003-1/2/3 will take no other action than to leave the resistor connected between  $D_{POUT}$  and  $D_{MOUT}$ . This will cause the portable device to see 0.6V (nominal) on the  $D_{MOUT}$  pin and know that it is connected to a DCP.
- 3. Optional Secondary Detection If the portable device drives 0.6V (nominal) onto the  $D_{MOUT}$  pin, the UCS1003-1/2/3 will take no other action than to leave the resistor connected between  $D_{POUT}$  and  $D_{MOUT}$ . This will cause the portable device to see 0.6V (nominal) on the  $D_{POUT}$  pin and know that it is connected to a DCP.

## 9.8 Dedicated Charger Emulation Cycle

When commanded to Dedicated Charger Emulation Cycle mode, the UCS1003-1/2/3 family enables an attached portable device to enter its Charging mode by applying specific charger emulation profiles in a predefined sequence. Using these profiles, the UCS1003-1/2/3 family is capable of generating and recognizing several signal levels on the  $D_{POUT}$  and  $D_{MOUT}$  pins. The preloaded charger emulation profiles include those compatible with YD/T-1591 (2009), 12W charging, Samsung and many RIM portable devices. In the case of UCS1003-1, other levels, sequences and protocols are configurable via the SMBus/I<sup>2</sup>C.

When a charger emulation profile is applied, a programmable timer for the emulation profile is started. When emulation time-out occurs, the UCS1003-1/2/3 family checks the  $I_{BUS}$  current against a programmable threshold. If the current is above the threshold, the charger emulation profile is accepted and the associated Current-Limiting mode is applied. No active USB data communication is possible when charging in this mode (by default – see Section 10.4.5 "High-Speed Switch Configuration Register").

### 9.8.1 EMULATION RESET

Prior to applying any of the charger emulation profiles, the UCS1003-1/2/3 will perform an emulation Reset. This means that the UCS1003-1/2/3 family resets the V<sub>BUS</sub> line by disconnecting the port power switch and connecting V<sub>BUS</sub> to ground via an internal 100 $\Omega$  resistor for t<sub>DISCHARGE</sub> time. The port power switch will be held open for a time equal to t<sub>EM\_RESET</sub>, at which point, the port power switch will be closed and the V<sub>BUS</sub> voltage applied. The D<sub>POUT</sub> and D<sub>MOUT</sub> pins will be pulled low using internal 15 k $\Omega$  pull-down resistors.

**Note:** To help prevent possible damage to a portable device, the D<sub>POUT</sub> and D<sub>MOUT</sub> pins have current limiting in place when the emulation profiles are applied.

#### 9.8.2 EMULATION CYCLING

In Dedicated Charger Emulation Cycle mode, the charger emulation profiles (if enabled) will be applied in the following order:

- 1. Legacy 1
- 2. Legacy 2
- 3. Legacy 3
- 4. Legacy 4
- 5. Legacy 5
- 6. Legacy 6
- 7. Legacy 7
- Custom (UCS1003-1 only; disabled by default). If the CS\_FRST Configuration bit is set, then the custom charger emulation profile will be tested first and the order will proceed as given.

If S0 = 0 and a portable device is not attached in DCE Cycle mode, the UCS1003-1/2/3 will be cycling through charger emulation profiles (by default). There is no assurance which charger emulation profile will be applied first when a portable device attaches.

The UCS1003-1/2/3 will apply a charger emulation profile until one of the following exit conditions occurs:

- Current greater than I<sub>BUS\_CHG</sub> is detected flowing out of V<sub>BUS</sub> at the respective emulation time-out time. In this case, the profile is assumed to be accepted and no other profiles will be applied.
- The respective emulation time-out ( $t_{EM_TIMEOUT}$ ) time is reached without current that exceeds the  $I_{BUS_CHG}$  limit flowing out of  $V_{BUS}$  (the emulation time-out is enabled by default, see Section 10.4.2 "Emulation Configuration Register" and Register 10-35). The profile is assumed to be rejected, and the UCS1003-1/2/3 will perform emulation Reset and apply the next profile if there is one.

In the case of UCS1003-1, emulation time-outs can be programmed for each charger emulation profile (see **Section 10.11 "Preloaded Emulation Time-out Con-figuration Registers**" and Register 10-35).

#### 9.8.3 DCE CYCLE RETRY

If none of the charger emulation profiles cause a charge current to be drawn, the UCS1003-1/2/3 will perform emulation Reset and cycle through the profiles again (if the EM\_RETRY bit is set in the UCS1003-1 default – see Section 10.4.2 "Emulation Configuration Register"). The UCS1003-1/2/3 will continue to cycle through the profiles as long as charging current is not drawn and the PWR\_EN control is enabled. If the emulation retry is not enabled, the UCS1003-1 will flag, "No Handshake", and end the DCE Cycle mode using Trip Current-Limiting mode.

## 9.9 Current Limit Mode Associations

The UCS1003-1/2/3 will close the port power switch and use the Current-Limiting mode, as shown in Table 9-2.

#### TABLE 9-2: CURRENT LIMIT MODE OPTIONS

Active Mode	Current Limit Mode (See Section 10.14 "Current-Limiting Behavior Configuration Registers")
Data Pass-Through	Trip mode
BC1.2 SDP	Trip mode
BC1.2 CDP	CC mode if I <sub>LIM</sub> < 1.68A; otherwise, Trip mode
BC1.2 DCP	CC mode if I <sub>LIM</sub> < 1.68A; otherwise, Trip mode
DCE	Cycle Mode
UC	CS1003-1
During DCE Cycle, when a charger emulation profile is being applied and the emulation time-out is active	CC mode if I <sub>LIM</sub> < 1.68A; otherwise, Trip mode
BC1.2 DCP charger emulation profile accepted or the emulation time-out is disabled	CC mode if I <sub>LIM</sub> < 1.68A; otherwise, Trip mode
Legacy 2 charger emulation profile accepted or the emulation time-out is disabled	CC mode if I <sub>LIM</sub> < 1.68A; otherwise, Trip mode
Legacy 1 or Legacy 3 – Legacy 7 charger emulation profile accepted or the emulation time-out is disabled	Trip mode if I <sub>BUS_R2MIN</sub> < I <sub>LIM</sub> or I <sub>LIM</sub> > 1.68A (normal operation); otherwise, CC mode (see Register 10-49) <b>(Note 1)</b>
Custom charger emulation profile accepted or the emulation time-out is disabled	Trip mode if I <sub>BUS_R2MIN</sub> < I <sub>LIM</sub> or I <sub>LIM</sub> > 1.68A (normal operation); otherwise, CC mode (see Register 10-49) <b>(Note 1)</b>
No handshake (DCE Cycle with emulation retry not enabled)	Trip mode if I <sub>BUS_R2MIN</sub> < I <sub>LIM</sub> or I <sub>LIM</sub> > 1.68A (normal operation); otherwise, CC mode (see Register 10-49) <b>(Note 1)</b>
UC	S1003-2/3
During DCE Cycle, when a charger emulation profile is being applied and the emulation time-out is active	CC mode if I <sub>LIM</sub> < 1.68A; otherwise, Trip mode
Legacy 3 charger emulation profile accepted	CC mode if I <sub>LIM</sub> < 1.68A; otherwise, Trip mode
Legacy 1, Legacy 2 or Legacy 4 – Legacy 7 charger emulation profile accepted	Trip mode

Note 1: In the case of UCS1003-1, under these specific conditions with I<sub>LIM</sub> < 1.68A, it is the relationship of I<sub>LIM</sub> and I<sub>BUS\_R2MIN</sub> that determines the Current-Limiting mode. In these cases, the value of I<sub>BUS\_R2MIN</sub> is determined by the CS\_R2\_IMIN<2:0> bits, Custom Current-Limiting Behavior Configuration<4:2> (Register 10-49).

## 9.10 No Handshake (UCS1003-1 only)

In DCE Cycle mode with emulation retry disabled, a "no handshake" condition is flagged. The NO\_HS status bit stays set when the end of the DCE Cycle is reached without a handshake and without drawing current (see Register 10-5).

All signatures/handshaking placed on the  $D_{POUT}$  and  $D_{MOUT}$  pins are removed. The UCS1003-1 will operate with the high-speed switch opened or closed, as determined by the high-speed switch configuration, and will use Trip or Constant-Current Limiting as determined by the I<sub>BUS R2MIN</sub> setting (CS\_R2\_IMIN<2:0> bits, Custom Current-Limiting Behavior Configuration<4:2>).

The portable devices that can cause this are generally the ones that pull up  $D_{POUT}$  to some voltage and leave it there or apply the wrong voltage.

#### 9.11 Preloaded Charger Emulation Profiles in UCS1003-1

The following charger emulation profiles are resident to the UCS1003-1:

- BC1.2 DCP Charger Emulation Profile within DCE Cycle
- Legacy 2 Charger Emulation Profile
- Legacy 1, 3, 4 and 6 Charger Emulation Profiles
- Legacy 5 Charger Emulation Profile
- Legacy 7 Charger Emulation Profile
- BC1.2 CDP Charger Emulation Profile
- BC1.2 DCP Charger Emulation Profile

#### 9.11.1 BC1.2 DCP CHARGER EMULATION PROFILE WITHIN DCE CYCLE

When the BC1.2 DCP charger emulation profile (see Section 9.7.1 "BC1.2 DCP Charger Emulation Profile") is applied within the DCE Cycle (dedicated charger emulation cycle is selected as the Active mode), the behavior after the profile is applied differentiates from the Active mode BC1.2 DCP (BC1.2 DCP in Table 9-1) because the  $t_{EM_{_{}}TIMEOUT}$  timer is enabled (by default) during the DCE Cycle.

During the DCE Cycle, after the DCP charger emulation profile is applied, the UCS1003-1 will perform one of the following:

- If the portable device is drawing more than I<sub>BUS\_CHG</sub> current when the t<sub>EM\_TIMEOUT</sub> timer expires, the UCS1003-1 will flag that a BC1.2 DCP was detected. The UCS1003-1 will leave in place the resistive short, leave the high-speed switch open and then enable Constant-Current Limiting (variable slope).
- If the portable device does not draw more than I<sub>BUS\_CHG</sub> current when the t<sub>EM\_TIMEOUT</sub> timer expires, the UCS1003-1 will stop applying the DCP charger emulation profile and proceed to the next charger emulation profile in the DCE Cycle.

#### 9.11.2 LEGACY 2 CHARGER EMULATION PROFILE

The Legacy 2 charger emulation profile does the following:

- 1. The UCS1003-1 will connect a resistor  $(R_{DCP\_RES})$  between  $D_{POUT}$  and  $D_{MOUT}$
- 2. V<sub>BUS</sub> is applied.
- 3. If the portable device draws more than  $I_{BUS\_CHG}$  current when the  $t_{EM\_TIMEOUT}$  timer expires (enabled by default), the UCS1003-1 will accept that this is the correct charger emulation profile for the attached portable device and charging commences. The resistive short between the  $D_{POUT}$  and  $D_{MOUT}$  pins will be left in place.
- 4. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when the  $t_{EM\_TIMEOUT}$  timer expires, the UCS1003-1 will stop the Legacy 2 charger emulation. This will cause the resistive short between the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs and UCS1003-1 will initiate the next charger emulation profile.

## 9.11.3 LEGACY 1, 3, 4 AND 6 CHARGER EMULATION PROFILES

Legacy 1, 3, 4 and 6 charger emulation profiles follow the same pattern of operation, although the voltage that is applied on the  $D_{POUT}$  and  $D_{MOUT}$  pins will vary. They do the following:

- 1. The UCS1003-1 will apply a voltage on the  $D_{POUT}$  pin using either a current-limited voltage source or a voltage divider between  $V_{BUS}$  and ground, with the center tap on the  $D_{POUT}$  pin.
- 2. The UCS1003-1 will apply a possibly different voltage on the  $D_{MOUT}$  pin, using either a current-limited voltage source or a voltage divider between V<sub>BUS</sub> and ground, with the center tap on the D<sub>MOUT</sub> pin.
- 3. V<sub>BUS</sub> voltage is applied.
- 4. If the portable device draws more than  $I_{BUS_CHG}$  current when the  $t_{EM_TIMEOUT}$  timer expires, the UCS1003-1 will accept that the currently applied profile is the correct charger emulation profile for the attached portable device; charging commences. The voltages applied to the  $D_{POUT}$  and  $D_{MOUT}$  pins will remain in place (unless EM\_RESP is set to '0b'). The UCS1003-1 will begin operating in Trip mode or CC mode, as determined by the  $I_{BUS_R2MIN}$  setting (see Section 10.14 "Current-Limiting Behavior Configuration Registers").
- 5. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when the  $t_{EM\_TIMEOUT}$  timer expires, the UCS1003-1 will stop the currently applied charger emulation profile. This will cause all voltages put onto the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs, and the UCS1003-1 will initiate the next charger emulation profile.

<sup>© 2014-2015</sup> Microchip Technology Inc.

#### 9.11.4 LEGACY 5 CHARGER EMULATION PROFILE

Legacy 5 charger emulation profile does the following:

- 1. The UCS1003-1 will apply 900 mV to both the  $D_{POUT}$  and the  $D_{MOUT}$  pins.
- 2. V<sub>BUS</sub> voltage is applied.
- 3. If the portable device draws more than  $I_{BUS_CHG}$  current when the  $t_{EM_TIMEOUT}$  timer expires, the UCS1003-1 will accept that the currently applied profile is the correct charger emulation profile for the attached portable device; charging commences. The voltages applied to the D<sub>POUT</sub> and D<sub>MOUT</sub> pins will remain in place (unless EM\_RESP is set to '0b'). The UCS1003-1 will begin operating in Trip mode or CC mode, as determined by the  $I_{BUS_R2MIN}$  setting (see Section 10.14 "Current-Limiting Behavior Configuration Registers").
- 4. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when the  $t_{EM\_TIMEOUT}$  timer expires, the UCS1003-1 will stop the currently applied charger emulation profile. This will cause all voltages put onto the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs and the UCS1003-1 will initiate the next charger emulation profile.

#### 9.11.5 LEGACY 7 CHARGER EMULATION PROFILE

The Legacy 7 charger emulation profile does the following:

- 1. The UCS1003-1 will apply a voltage on the  $D_{POUT}\,\text{pin}$  using a voltage divider between  $V_{BUS}$  and ground with the center tap on the  $D_{POUT}\,$  pin.
- 2. V<sub>BUS</sub> voltage is applied.
- If the portable device draws more than IBUS CHG 3 current when the  $t_{\text{EM TIMEOUT}}$  timer expires, the UCS1003-1 will accept that Legacy 7 is the correct charger emulation profile for the attached portable device. Charging commences. The voltage applied to the DPOUT pin will remain in place (unless EM RESP is set to 0b). The UCS1003-1 will begin operating in Trip mode or CC mode, as determined by the setting (see Section 10.14 BUS R2MIN "Current-Limiting Behavior Configuration Registers").
- 4. If the portable device does not draw more than  $I_{BUS\_CHG}$  current when  $t_{EM\_TIMEOUT}$  timer expires, the UCS1003-1 will stop the Legacy 7 charger emulation profile. This will cause the voltage put onto the  $D_{POUT}$  pin to be removed. Emulation reset occurs, and the UCS1003-1 will initiate the next charger emulation profile.

## 9.12 Preloaded Charger Emulation Profiles in UCS1003-2 and UCS1003-3

The following charger emulation profiles are resident to the UCS1003-2/3:

- Legacy 1 Charger Emulation Profile
- · Legacy 2, 4, 5 and 7 Charger Emulation Profiles
- Legacy 3 Charger Emulation Profile
- Legacy 6 Charger Emulation Profile
- BC1.2 CDP Charger Emulation Profile
- BC1.2 DCP Charger Emulation Profile

#### 9.12.1 LEGACY 1 CHARGER EMULATION PROFILE

Legacy 1 charger emulation profile does the following:

- 1. The UCS1003-2/3 will apply 900 mV to both the  $D_{POUT}$  and the  $D_{MOUT}$  pins.
- 2. V<sub>BUS</sub> voltage is applied.
- 3. If the portable device is charging, the UCS1003-2/3 will accept that the currently applied profile is the correct charger emulation profile for the attached portable device; charging commences. The voltages applied to the  $D_{POUT}$  and  $D_{MOUT}$  pins will remain in place. The UCS1003-2/3 will begin operating in Trip mode.
- 4. If the portable device is not charging, the UCS1003-2/3 will stop the currently applied charger emulation profile. This will cause all voltages put onto the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs and the UCS1003-2/3 will initiate the next charger emulation profile.

### 9.12.2 LEGACY 2, 4, 5 AND 7 CHARGER EMULATION PROFILES

Legacy 2, 4, 5 and 7 charger emulation profiles follow the same pattern of operation, although the voltage that is applied on the  $D_{POUT}$  and  $D_{MOUT}$  pins will vary. They do the following:

- The UCS1003-2/3 will apply a voltage on the D<sub>POUT</sub> pin using either a current-limited voltage source or a voltage divider between V<sub>BUS</sub> and ground, with the center tap on the D<sub>POUT</sub> pin.
- 2. The UCS1003-2/3 will apply a possibly different voltage on the  $D_{MOUT}$  pin, using either a current-limited voltage source or a voltage divider between  $V_{BUS}$  and ground. with the center tap on the  $D_{MOUT}$  pin.
- 3. V<sub>BUS</sub> voltage is applied.
- 4. If the portable device is charging, the UCS1003-2/3 will accept that the currently applied profile is the correct charger emulation profile for the attached portable device; charging commences. The voltages applied to the  $D_{POUT}$  and  $D_{MOUT}$  pins will remain in place. The UCS1003-2/3 will begin operating in Trip mode (see Section 10.14 "Current-Limiting Behavior Configuration Registers").
- If the portable device is not charging, the UCS1003-2/3 will stop the currently applied charger emulation profile. This will cause all voltages put onto the D<sub>POUT</sub> and D<sub>MOUT</sub> pins to be removed. Emulation Reset occurs and the UCS1003-2/3 will initiate the next charger emulation profile.

### 9.12.3 LEGACY 3 CHARGER EMULATION PROFILE

The Legacy 3 charger emulation profile does the following:

- 1. The UCS1003-2/3 will connect a resistor (R<sub>DCP RES</sub>) between D<sub>POUT</sub> and D<sub>MOUT</sub>.
- 2. V<sub>BUS</sub> is applied.
- 3. If the portable device is charging, the UCS1003-2/3 will accept that this is the correct charger emulation profile for the attached portable device; charging commences. The resistive short between the  $D_{POUT}$  and  $D_{MOUT}$  pins will be left in place.
- 4. If the portable device is not charging, the UCS1003-2/3 will stop the Legacy 3 charger emulation. This will cause a resistive short between the  $D_{POUT}$  and  $D_{MOUT}$  pins to be removed. Emulation Reset occurs and the UCS1003-2/3 will initiate the next charger emulation profile.

### 9.12.4 LEGACY 6 CHARGER EMULATION PROFILE

The Legacy 6 charger emulation profile does the following:

- 1. The UCS1003-2/3 will apply a voltage on the  $D_{POUT}$  pin using a voltage divider between  $V_{BUS}$  and ground, with the center tap on the  $D_{POUT}$  pin.
- 2. V<sub>BUS</sub> voltage is applied.
- If the portable device is charging, the UCS1003-2/3 will accept that Legacy 6 is the correct charger emulation profile for the attached portable device; charging commences. The voltage applied to the D<sub>POUT</sub> pin will remain in place. The UCS1003-2/3 will begin operating in Trip mode.
- 4. If the portable device is not charging, the UCS1003-2/3 will stop the Legacy 6 charger emulation profile. This will cause the voltage put onto the D<sub>POUT</sub> pin to be removed. Emulation Reset occurs and the UCS1003-2/3 will initiate the next charger emulation profile.

## 9.13 Custom Charger Emulation Profile (UCS1003-1 only)

The UCS1003-1 allows the user to create a custom charger emulation profile to handshake as any type of charger. This profile can be included in the DCE Cycle. In addition, it can be placed first or last in the profile sequence in the DCE Cycle (see Register 10-35).

The custom charger emulation profile uses a number of registers to define stimuli and behaviors. The custom charger emulation profile uses three separate stimulus/response pairs that will be detected and applied in sequence, allowing flexibility to "build" any of the preloaded emulation profiles, or tailor the profile to match a specific charger application.

For details, see Application Note 24.14 – "UCS1002 Fundamentals of Custom Charger Emulation".

NOTES:

## 10.0 UCS1003-1 REGISTER DESCRIPTION

The registers shown in Table 10-1 are accessible through the SMBus or I<sup>2</sup>C protocol. While in the Sleep state, the UCS1003-1 will retain configuration and charge rationing data as indicated in the text. If a register does not indicate that data will be retained in the Sleep power state, this information will be lost when the UCS1003-1 enters the Sleep power state.

Register Address	Register Name	R/W	Function	Default Value	Page No.
00h	Current Measurement	R	Stores the current measurement	00h	62
01h	Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte	00h	63
02h	Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte	00h	63
03h	Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte	00h	63
04h	Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte	00h	63
0Fh	Other Status	R	Indicates emulation status as well as the ALERT# and A_DET# pin status	00h	64
10h	Interrupt Status	See Register 10-3	Indicates why ALERT# pin is asserted	00h	65
11h	General Status	R/R-C	Indicates general status	00h	67
12h	Profile Status 1	R	Indicates which charger emulation	00h	68
13h	Profile Status 2	R	profile was accepted	00h	70
14h	Pin Status	R	Indicates the pin states of the internal control pins	00h	72
15h	General Configuration	R/W	Controls basic functionality	01h	67
16h	Emulation Configuration	R/W	Controls emulation functionality	8Ch	74
17h	Switch Configuration	R/W	Controls advanced switch functions	04h	76
18h	Attach Detect Configuration	R/W	Controls Attach Detect functionality	46h	77
19h	Current Limit	R/W	Controls the maximum current limit	00h	79
1Ah	Charge Rationing Threshold High Byte	R/W	Controls the current threshold, I <sub>THRESH,</sub> used by the charge rationing circuitry	FFh	80
1Bh	Charge Rationing Threshold Low Byte	R/W	Controls the current threshold, I <sub>THRESH,</sub> used by the charge rationing circuitry	FFh	80
1Ch	Auto-Recovery Configuration	R/W	Controls the auto-recovery functionality	2Ah	81
1Eh	I <sub>BUS_CHG</sub> Configuration	R/W	Stores the limit for I <sub>BUS_CHG</sub> used to determine if emulation is successful	04h	82
1Fh	t <sub>DET_CHARGE</sub> Configuration	R/W	Stores bits that define the t <sub>DET_CHARGE</sub> time	03h	83
20h	BCS Emulation Enable	R/W	Enables BCS charger emulation profiles	06h	84
21h	Legacy Emulation Enable	R/W	Enables Legacy charger emulation profiles	00h	85
22h	BCS Emulation Time-out Configuration	R/W	Controls time-out for each BCS charger emulation profile	10h	86

 TABLE 10-1:
 REGISTER SET IN HEXADECIMAL ORDER

Register Address	Register Name	R/W	Function	Default Value	Page No.
23h	Legacy Emulation Time-out Configuration 1	R/W	Controls time-out for Legacy Charger Emulation Profiles 1–4	B0h	87
24h	Legacy Emulation Time-out Configuration 2	R/W	Controls time-out for Legacy Charger Emulation Profiles 5–7	04h	88
25h	High-Speed Switch Configuration	R/W	Controls when the high-speed switch is enabled	14h	78
30h	Applied Charger Emulation	R	Indicates which charger emulation profile is being applied	00h	90
31h	Preloaded Emulation Stimulus 1 – Configuration 1	R	Indicates the stimulus and timing for Stimulus 1	00h	91
32h	Preloaded Emulation Stimulus 1 – Configuration 2	R	Indicates the response and magnitude for Stimulus 1	00h	92
33h	Preloaded Emulation Stimulus 1 – Configuration 3	R	Indicates the threshold and pull-up/pull-down settings for Stimulus 1	00h	94
34h	Preloaded Emulation Stimulus 1 – Configuration 4	R	Indicates the resistor ratio for Stimulus 1	00h	95
35h	Preloaded Emulation Stimulus 2 – Configuration 1	R	Indicates the stimulus and timing for Stimulus 2	00h	96
36h	Preloaded Emulation Stimulus 2 – Configuration 2	R	Indicates the response and magnitude for Stimulus 2	00h	97
37h	Preloaded Emulation Stimulus 2 – Configuration 3	R	Indicates the threshold and pull-up/pull-down settings for Stimulus 2	00h	99
38h	Preloaded Emulation Stimulus 2 – Configuration 4	R	Indicates the resistor ratio for Stimulus 2	00h	100
39h	Preloaded Emulation Stimulus 3 – Configuration 1	R	Indicates the stimulus and timing for Stimulus 3 ( <b>CDP only</b> )	00h	101
3Ah	Preloaded Emulation Stimulus 3 – Configuration 2	R	Indicates the response and magnitude for Stimulus 3 ( <b>CDP only</b> )	00h	102
3Bh	Preloaded Emulation Stimulus 3 – Configuration 3	R	Indicates the threshold and pull-up/pull-down settings for Stimulus 3 ( <b>CDP only</b> )	00h	104
40h	Custom Emulation Configuration	R/W	Controls general configuration of the custom charger emulation profile	01h	106
41h	Custom Stimulus/Response Pair 1 – Configuration 1	R/W	Sets the stimulus and timing for Stimulus 1	00h	107
42h	Custom Stimulus/Response Pair 1 – Configuration 2	R/W	Sets the response and magnitude for Stimulus 1	00h	108
43h	Custom Stimulus/Response Pair 1 – Configuration 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 1	00h	110
44h	Custom Stimulus/Response Pair 1 – Configuration 4	R/W	Sets the resistor ratio for Stimulus 1	00h	111
45h	Custom Stimulus/Response Pair 2 – Configuration 1	R/W	Sets the stimulus and timing for Stimulus 2	00h	112
46h	Custom Stimulus/Response Pair 2 – Configuration 2	R/W	Sets the response and magnitude for Stimulus 2	00h	113
47h	Custom Stimulus/Response Pair 2 – Configuration 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 2	00h	115
48h	Custom Stimulus/Response Pair 2 – Configuration 4	R/W	Sets the resistor ratio for Stimulus 2	00h	116

## TABLE 10-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

Register Address	Register Name	R/W	Function	Default Value	Page No.
49h	Custom Emulation Stimulus 3 – Configuration 1	R/W	Sets the stimulus and timing for Stimulus 3	00h	117
4Ah	Custom Stimulus/Response Pair 3 – Configuration 2	R/W	Sets the response and magnitude for Stimulus 3	00h	118
4Bh	Custom Stimulus/Response Pair 3 – Configuration 3	R/W	Sets the threshold and pull-up/pull-down settings for Stimulus 3	00h	120
4Ch	Custom Stimulus/Response Pair 3 – Configuration 4	R/W	Sets the resistor ratio for Stimulus 3	00h	121
50h	Applied Current-Limiting Behavior	R	Indicates the applied current-limiting behavior	82h	122
51h	Custom Current-Limiting Behavior Configuration	R/W	Controls the custom current-limiting behavior	82h	123
FDh	Product ID	R	Stores a fixed value that identifies each product	4Eh	123
FEh	Manufacturer ID	R	Stores a fixed value that identifies Microchip	5Dh	123
FFh	Revision	R	Stores a fixed value that represents the revision number	82h	123

TABLE 10-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

During Power-on Reset (POR), the default values are stored in the registers. A POR is initiated when power is first applied to the part and the voltage on the  $V_{DD}$  supply surpasses the  $V_{DD_{TH}}$  level, as specified in the electrical characteristics. Any reads to undefined registers will return 00h. Writes to undefined registers will not have an effect.

When a bit is "set", this means that the user writes a logic '1' to it. When a bit is "cleared", this means that the user writes a logic '0' to it.

## 10.1 Current Measurement Register (Address 00h)

Name	Bits	Address	Cof	Default
Current Measurement	8	00h	R	00h

The Current Measurement register stores the measured current value delivered to the portable device ( $I_{BUS}$ ). This value is updated continuously while the device is in the Active power state. The bit weights are in mA and the range is from 0 mA to 2988.6 (the maximum value corresponds to 255 LSBs, where1 LSB = 11.72 mA).

This data will be cleared when the device enters the Sleep or Detect states. This data will also be cleared whenever the port power switch is turned off (including during emulation or any time that  $V_{BUS}$  is discharged).

#### 10.2 Total Accumulated Charge Registers

Name	Bits	Address	Cof	Default		
Total Accumulated Charge High Byte	8	01h	R	00h		
Total Accumulated Charge Middle High Byte	8	02h	R	00h		
Total Accumulated Charge Middle Low Byte	8	03h	R	00h		
Total Accumulated Charge Low Byte	8	04h	R	00h		

The Total Accumulated Charge registers store the total accumulated charge delivered from the V<sub>S</sub> source to a portable device. The bit weighting of the registers is given in mAh. The register value is reset to 00\_00h only when the RTN\_RST bit is set or if the RTN\_EN bit is cleared. This value will be retained when the device transitions out of the Active state, and resumes accumulation if the device returns to the Active state and charge rationing is still enabled.

These registers are updated every second while the UCS1003-1 is in the Active power state. Every time the value is updated, it is compared against the target value in the Charge Rationing Threshold registers (see Section 10.6 "Charge Rationing Threshold Registers").

### REGISTER 10-1: TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESSES 01h-04h)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			AC	C<25:18>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			AC	C<17:10>			
bit 23							bit 26
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			A	CC<9:2>			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ACC	ACC<1:0>		_		_		
bit 7							bit 0
Logondy							
Legend:							
R = Readable bit		W = Writable bi	t	U = Unimplem	ented bit		

'0' = Bit is cleared

bit 31-6 ACC<25:0>: Total Accumulated Charge bits 1 LSB = 0.00325 mAh

'1' = Bit is set

bit 5-0 **Unimplemented:** Read as '0'

-n = Value at POR

x = Bit is unknown

## 10.3 Status Registers

Name	Bits	Address	Cof	Default
Other Status	8	0Fh	R	00h
Interrupt Status	8	10h	R/W	00h
General Status	8	11h	R/R-C	00h
Profile Status 1	8	12h	R	00h
Profile Status 2	8	13h	R	00h
Pin Status	8	14h	R	00h

The Status registers store bits that indicate error conditions, as well as Attach Detection and Removal Detection. Unless otherwise noted, these bits will operate as described when the UCS1003-1 is operating in Stand-Alone mode.

## REGISTER 10-2: OTHER STATUS REGISTER (ADDRESS 0Fh)

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	ALERT_PIN	ADET_PIN <sup>(1)</sup>	CHG_ACT <sup>(2)</sup>	EM_ACT <sup>(3)</sup>	EM_STI	EP<1:0>
bit 7							bit 0

Legend:								
R = Read	lable bit	W = Writable bit	U = Unimplemented bit					
-n = Value	= Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown				
bit 7-6	it 7-6 Unimplemented: Read as '0'							
bit 5	5 ALERT_PIN: ALERT# Pin Status bit							
	1 = ALE	s set and cleared as the AL RT# pin is asserted low RT# pin is released	ERT# pin changes states.					
bit 4	ADET_P	PIN: A_DET# Pin Status bit <sup>(</sup>	1)					
	changes 1 = A_D		# pin is asserted low. This bit is	set and cleared as the A_DET# pin				
bit 3	CHG_A	CT: I <sub>BUS</sub> Set/Clear Status bi	t <sup>(2)</sup>					
			$_{\rm US}$ > I <sub>BUS_CHG</sub> and cleared when	n I <sub>BUS</sub> < I <sub>BUS_CHG</sub> .				
		> I <sub>BUS_CHG</sub>						
bit 2		< I <sub>BUS_CHG</sub> F: UCS1003-1 Active State :	and Emulating Status hit <sup>(3)</sup>					
52	<ul> <li>EM_ACT: UCS1003-1 Active State and Emulating Status bit<sup>(3)</sup></li> <li>The actual profile that is being applied is identified by PRE_EM_SEL&lt;3:0&gt; (see Section 10.12."</li> <li>"Applied Charger Emulation Register"). This bit is set and cleared automatically.</li> <li>1 = Device is in the Active state and emulating</li> <li>0 = Device is not emulating</li> </ul>							
bit 1-0	EM_STE	P<1:0>: Charger Emulation	n Stimulus/Response Pair Applic	cation bits				
	shown b profiles a 00 = Nor 01 = Stir 10 = Stir	elow. These bits are set a	nd cleared automatically. Note the emulation profile do not use Stient.	by the charger emulation profile as that the Legacy charger emulation imulus/Response Pair #3.				
Note 1:		PWR_EN is enabled and V <sub>s</sub> e current capacity of the byp	<sub>S</sub> is not present; the ADET_PIN bass switch.	bit will cycle if the current draw				
2:			at a portable device has accepte edicated Charger Emulation Cyc					
3:	_	CT bit does not indicate that during the Dedicated Char	• •	one of the emulation profiles. This				

R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
ERR <sup>(1,2)</sup>	DISCH_ERR	RESET	KEEP_OUT	TSD	OV_VOLT	BACK_V	OV_LIM
bit 7					bit 0		
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplem	ented bit		
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ired	x = Bit is unk	nown	

### bit 7 **ERR:** Error Detection Status bit<sup>(1,2)</sup>

	<ul> <li>Indicates that an error was detected and the device has entered the Error state. Writing this bit to a '0' will clear the Error state and allows the device to be returned to the Active state. When written to '0', all error conditions are checked. If all error conditions have been removed, the UCS1003-1 returns to the Active state. This bit is set automatically by the UCS1003-1 when the Error state is entered. Regardless of the Fault handling mechanism used, if any other bit is set in the Interrupt Status register (10h), the device will not leave the Error state.</li> <li>This bit is cleared automatically by the UCS1003-1 if the auto-recovery Fault handling functionality is active and no error conditions are detected. Likewise, this bit is cleared when the PWR_EN control is disabled.</li> <li>1 = One or more errors have been detected and the UCS1003-1 has entered the Error state 0 = There are no errors detected.</li> </ul>
bit 6	DISCH_ERR: Discharge V <sub>BUS</sub> Error Status bit
	Indicates that the UCS1003-1 was unable to discharge the V <sub>BUS</sub> node. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT# pin to be asserted and the device to enter the Error state. 1 = UCS1003-1 was unable to discharge the V <sub>BUS</sub> node 0 = No V <sub>BUS</sub> discharge error.
bit 5	RESET: Reset Status bit
	Indicates that UCS1003-1 has just been reset and should be reprogrammed. This bit will be set at power-up. This bit is cleared when read or when the PWR_EN control is toggled. The ALERT# pin is not asserted when this bit is set. This data is retained in the Sleep state. 1 = UCS1003-1 has just been reset 0 = Reset did not occur.
bit 4	KEEP_OUT: V-I Output on V <sub>BUS</sub> Pins Status bit
	Indicates that the V-I output on the V <sub>BUS</sub> pins has dropped below V <sub>BUS_MIN</sub> . This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT# pin to be asserted and the device to enter the Error state. $1 = V_{BUS} < V_{BUS_MIN}$ $0 = V_{BUS} > V_{BUS_MIN}$
bit 3	<b>TSD:</b> T <sub>TSD</sub> Threshold Internal Temperature Status bit
	Indicates that the internal temperature has exceeded the $T_{TSD}$ threshold and the device has entered the Error state. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT# pin to be asserted and the device to enter the Error state. 1 = Internal temperature > $T_{TSD}$ 0 = Internal temperature < $T_{TSD}$
Note 1:	If the auto-recovery Fault handling is not used, the ERR bit must be written to a logic '0' to be cleared. It will also be cleared when the PWR_EN control is disabled.

2: Note that the ERR bit does not necessarily reflect the ALERT# pin status. The ALERT# pin may be cleared or asserted without the ERR bit changing states.

#### REGISTER 10-3: INTERRUPT STATUS REGISTER (ADDRESS 10h) (CONTINUED)

bit 2	<b>OV_VOLT:</b> $V_{S_OV}$ Threshold Voltage Status bit Indicates that the $V_S$ voltage has exceeded the $V_{S_OV}$ threshold and the device has entered the Error state. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT# pin to be asserted and the device to enter the Error state. $1 = V_S > V_{S_OV}$ $0 = V_S < V_{S_OV}$
bit 1	<b>BACK_V:</b> V <sub>BUS</sub> Voltage Status bit Indicates that the V <sub>BUS</sub> voltage has exceeded the V <sub>S</sub> or V <sub>DD</sub> voltages by more than 150 mV. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT# pin to be asserted and the device to enter the Error state. $1 = V_{BUS} > V_S$ , or V <sub>BUS</sub> > V <sub>DD</sub> by more than 150 mV $0 = V_{BUS}$ voltage has not exceeded the V <sub>S</sub> and V <sub>DD</sub> voltages by more than 150 mV
bit 0	<b>OV_LIM:</b> I <sub>BUS</sub> Current Threshold Status bit Indicates that the I <sub>BUS</sub> current has exceeded both the I <sub>LIM</sub> threshold and the I <sub>BUS_R2MIN</sub> threshold set- tings. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT# pin to be asserted and the device to enter the Error state. $1 = I_{BUS} > I_{LIM}$ and $I_{BUS_R2MIN}$ $0 = I_{BUS}$ has not exceeded both $I_{LIM}$ threshold and the $I_{BUS_R2MIN}$ threshold settings

- **Note 1:** If the auto-recovery Fault handling is not used, the ERR bit must be written to a logic '0' to be cleared. It will also be cleared when the PWR\_EN control is disabled.
  - 2: Note that the ERR bit does not necessarily reflect the ALERT# pin status. The ALERT# pin may be cleared or asserted without the ERR bit changing states.

R-0	U-0	U-0	R-0	R-0	R/C-0	R/C-0	R/C-0		
RATION		—	CC_MODE	TREG	LOW_CUR	REM	ATT		
bit 7				•	·		bit (		
Legend:									
R = Readab	le bit	W = Writable bit '1' = Bit is set		U = Unimplemented bit '0' = Bit is cleared		C = Clear on Read bit x = Bit is unknown			
-n = Value a	t POR								
bit 7	RATION Prod	arammed Powe	er Amount Deliv	erv Status hit					
	Indicates that the RATION_ asserted. This set or the RTN 1 = UCS1003	the UCS1003- BEH<1:0> bits bit is cleared v J_EN bit is clea -1 has delivere	1 has delivered are set to inte when read. This ared (see <b>Sectio</b> d the programm	the programm rrupt the host bit is also clea on 10.4.1 "Ger ed amount of	ned amount of p , this bit will ca ared automatical neral Configura power to a porta t of power to a p	use the ALEF ly when the R tion Register ble device	RT# pin to be TN_RST bit is ").		
bit 6-5		ted: Read as '							
bit 4	CC_MODE: I <sub>BUS</sub> Current Indication Status bit								
	=	the I <sub>BUS</sub> currer			is in Region 2 (I <sub>f</sub>	BUS_R2MIN).			
bit 3	TREG: T <sub>REG</sub> Internal Temperature Indication Status bit								
	This bit is clea bit is set. 1 = Internal te		and will not caus		and that the cur # pin to be asser				
bit 2	LOW_CUR: Portable Device Charge Current Indication Status bit								
		bit is cleared bit is set. mA			rrent to below ~( the ALERT# pi				
bit 1	REM: Removal Detection Event Status bit								
		red when read ased. detected			there is no long pin to be assert	•	•		
bit 0	Indicates that	vhen read and	ection event has		there is a new p to be asserted.				
	1 = Attach det 0 = No attach								

#### 10.3.1 PROFILE STATUS 1 REGISTER

These bits are indicators only and will not cause the ALERT# pin or A\_DET# pin to change states. The CUST, DCP, CDP and PT bits are cleared under the following circumstances:

- The PWR\_EN control is disabled
- A new Active mode is selected
- A Removal Detection event occurs

#### REGISTER 10-5: PROFILE STATUS 1 REGISTER (ADDRESS 12h)

R-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
NO_HS <sup>(1)</sup>	—	—	VS_LOW	CUST	DCP	CDP	PT <sup>(2)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	NO_HS: No Handshake Status bit <sup>(1)</sup>
	The NO_HS bit is only set during the Dedicated Charger Emulation Cycle mode (see Section 9.10 "No Handshake (UCS1003-1 only)"). This bit is automatically cleared whenever a new charger emulation profile is applied.
	<ul> <li>1 = No handshake at the end of the DCE Cycle</li> <li>0 = A new charger emulation profile has been applied</li> </ul>
bit 6-5	Unimplemented: Read as '0'
bit 4	VS_LOW: V <sub>S UVLO</sub> Voltage Threshold Status bit
	Indicates that the V <sub>S</sub> voltage is below the V <sub>S_UVLO</sub> threshold and the port power switch is held off. This bit is cleared automatically when the V <sub>S</sub> voltage is above the V <sub>S_UVLO</sub> threshold. $1 = V_S < V_{S_UVLO}$ $0 = V_S > V_{S_UVLO}$
bit 3	CUST: Custom Charger Emulation Profile Status bit
	Indicates that the portable device successfully performed a handshake with the user-defined custom charger emulation profile during the DCE Cycle and is charging. Based on the custom charger emulation profile configuration, the high-speed switch will either be open or closed (see Section 10.13 "Custom Emulation Configuration Registers"). The port power switch Current-Limiting mode is determined by the Custom Current Limiting Behavior Configuration Register"). 1 = Custom profile handshake completed 0 = No custom profile handshake
bit 2	DCP: DCP Charger Emulation Profile Status bit
	Indicates that the portable device accepted the BC1.2 DCP charger emulation profile and is charging. The high-speed switch will be controlled via the HSW_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register") and the port power switch will use Constant-Current Limiting. 1 = DCP handshake completed 0 = No DCP handshake
Note 1:	The NO_HS bit does not indicate that a portable device is drawing current and it may be cleared to '0' (indicating a handshake), and a portable device not charge. This bit is set at the end of each charger emulation profile if a portable device does not handshake with it. This bit will not be set at the same time that any other Profile Status register bits are set.
2:	When the UCS1003-1 is configured as a data pass-through and a removal event and then an Attach event occurs without changing the Active mode, the PT bit will not be set again, even though the UCS1003-1 is still

operating as a data pass-through as configured. Toggling the M1 control will re-enable the PT status bit.

### REGISTER 10-5: PROFILE STATUS 1 REGISTER (ADDRESS 12h) (CONTINUED)

bit 1 CDP: CDP Charger Emulation Profile Status bit

Indicates that the portable device successfully performed a handshake with the BC1.2 CDP charger emulation profile and is charging. The high-speed switch will be closed and the port power switch will use Trip Current Limiting.

- 1 = CDP handshake completed
- 0 = No CDP handshake

#### bit 0 PT: Data Pass-Through/SDP Active Mode Status bit<sup>(2)</sup>

Indicates that the UCS1003-1 is in the Data Pass-Through or BC1.2 SDP Active mode. The high-speed switch will be closed and the port power switch will use Trip Current Limiting.

- 1 = UCS1003-1 is in the Data Pass-Through or BC1.2 SDP Active mode.
- 0 = UCS1003-1 is not in the Data Pass-Through or BC1.2 SDP Active mode.
- **Note 1:** The NO\_HS bit does not indicate that a portable device is drawing current and it may be cleared to '0' (indicating a handshake), and a portable device not charge. This bit is set at the end of each charger emulation profile if a portable device does not handshake with it. This bit will not be set at the same time that any other Profile Status register bits are set.
  - 2: When the UCS1003-1 is configured as a data pass-through and a removal event and then an Attach event occurs without changing the Active mode, the PT bit will not be set again, even though the UCS1003-1 is still operating as a data pass-through as configured. Toggling the M1 control will re-enable the PT status bit.

#### 10.3.2 PROFILE STATUS 2 REGISTER

These bits indicate which profile was accepted. These bits are indicators only and will not cause the ALERT# pin or A\_DET# pin to change states. These bits are cleared under the following circumstances:

- The PWR\_EN control is disabled
- A new Active mode is selected
- A Removal Detection event occurs

#### **REGISTER 10-6: PROFILE STATUS 2 REGISTER (ADDRESS 13h)**

U-0	R-0						
—	LG7	LG6	LG5	LG4	LG3	LG2	LG1
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented: Read as '0'

- bit 6 LG7: Legacy 7 Charger Emulation Profile Status bit Indicates that the portable device successfully performed a handshake with the Legacy 7 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch Current-Limiting mode is determined by the Custom Current-Limiting Behavior register settings (see Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register"). 1 = Handshake successful with the Legacy 7 charger emulation profile and charging 0 = Not charging with Legacy 7 charger emulation profile bit 5 LG6: Legacy 6 Charger Emulation Profile Status bit Indicates that the portable device successfully performed a handshake with the Legacy 6 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW\_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch Current-Limiting mode is determined by the Custom Current-Limiting Behavior register settings (see Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register"). 1 = Handshake successful with the Legacy 6 charger emulation profile and charging 0 = Not charging with Legacy 6 charger emulation profile bit 4 LG5: Legacy 5 Charger Emulation Profile Status bit Indicates that the portable device successfully performed a handshake with the Legacy 5 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW\_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch Current-Limiting mode is determined by the Custom Current-Limiting Behavior register settings (see Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register"). 1 = Handshake successful with the Legacy 5 charger emulation profile and charging 0 = Not charging with Legacy 5 charger emulation profile bit 3 LG4: Legacy 4 Charger Emulation Profile Status bit Indicates that the portable device successfully performed a handshake with the Legacy 4 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch Current-Limiting mode is determined by the Custom Current-Limiting Behavior register settings (see Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register").
  - 1 = Handshake successful with the Legacy 4 charger emulation profile and charging
  - 0 = Not charging with Legacy 4 charger emulation profile

### REGISTER 10-6: PROFILE STATUS 2 REGISTER (ADDRESS 13h) (CONTINUED)

bit 2 LG3: Legacy 3 Charger Emulation Profile Status bit

Indicates that the portable device successfully performed a handshake with the Legacy 3 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW\_DCE bit (see **Section 10.4.5 "High-Speed Switch Configuration Register**"). The port power switch Current-Limiting mode is determined by the Custom Current-Limiting Behavior register settings (see **Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register**").

- 1 = Handshake successful with the Legacy 3 charger emulation profile and charging
- 0 = Not charging with Legacy 3 charger emulation profile
- bit 1 LG2: Legacy 2 Charger Emulation Profile Status bit Indicates that the portable device successfully performed a handshake with the Legacy 2 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW\_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch Current-Limiting mode is determined by the Custom Current-Limiting Behavior register settings (see Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register"). 1 = Handshake successful with the Legacy 2 charger emulation profile and charging 0 = Not charging with Legacy 2 charger emulation profile

bit 0 LG1: Legacy 1 Charger Emulation Profile Status bit Indicates that the portable device successfully performed a handshake with the Legacy 1 charger emulation profile and is charging. The high-speed switch will be controlled via the HSW\_DCE bit (see Section 10.4.5 "High-Speed Switch Configuration Register"). The port power switch Current-Limiting mode is determined by the Custom Current-Limiting Behavior register settings (see Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register").

1 = Handshake successful with the Legacy 1 charger emulation profile and charging

0 = Not charging with Legacy 1 charger emulation profile

### 10.3.3 PIN STATUS REGISTER

The Pin Status register reflects the current pin state of the external control pins, as well as identifying the power state. These bits are linked to the X\_SET bits (see Section 10.4.3 "Switch Configuration Register").

### REGISTER 10-7: PIN STATUS REGISTER (ADDRESS 14h)

U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
_	PWR_EN_PIN	M2_PIN	M1_PIN	EM_EN_PIN	SEL_PIN	PWR_STATE<1:0> <sup>(1)</sup>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	PWR_EN_PIN: PWR_EN Pin Control Status bit
	Reflects the PWR_EN control state. This bit is set and cleared automatically as the PWR_EN pin/PWR_ENS bit state changes. 1 = PWR_EN is logic '1' 0 = PWR_EN is logic '0'
bit 5	M2_PIN: M2 Pin Control Status bit
	Reflects the M2 pin state. This bit is set and cleared automatically as the M2 pin/M2_SET state changes. 1 = M2 is logic '1' 0 = M2 is logic '0'
bit 4	M1_PIN: M1 Pin Control Status bit
	Reflects the M1 pin state. This bit is set and cleared automatically as the M1 pin/M1_SET state changes. 1 = M1 is logic '1' 0 = M1 is logic '0'
bit 3	EM_EN_PIN: EM_EN Pin Control Status bit
	Reflects the EM_EN pin state. This bit is set and cleared automatically as the EM_EN pin/EM_EN_SET state changes. 1 = EM_EN is logic '1' 0 = EM_EN logic '0'
bit 2	SEL_PIN: SEL Pin Control Status bit
	Reflects the polarity settings determined by the SEL pin decode. This bit is set or cleared automatically upon device power-up as the SEL pin is decoded. 1 = The PWR_EN control is active-high 0 = The PWR_EN control is active-low
bit 1-0	<b>PWR_STATE&lt;1:0&gt;:</b> Power State Control Status bits <sup>(1)</sup>
	Indicates the current power state. These bits are set and cleared automatically as the power state changes. 00 = Sleep 01 = Detect 10 = Active 11 = Error

**Note 1:** Accessing the SMBus/I<sup>2</sup>C causes the UCS1003-1 to leave the Sleep state. As a result, the PWR\_STATE<1:0> bits will never read as '00b'.

### 10.4 Configuration Registers

Name	Bits	Address	Cof	Default
General Configuration	8	15h	R/W	01h
Emulation Configuration	8	16h	R/W	8Ch
Switch Configuration	8	17h	R/W	04h
Attach Detect Configuration	8	18h	R/W	46h
High-Speed Switch Configuration	8	25h	R/W	14h

The Configuration registers control basic device functionality.

### 10.4.1 GENERAL CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

## REGISTER 10-8: GENERAL CONFIGURATION REGISTER (ADDRESS 15h)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
ALERT_MASK	—	ALERT_LINK	DSCHG	RTN_EN	RTN_RST	RATION	BEH<1:0>
bit 7							bit 0

R = Readable bi -n = Value at PC		N = Writable bit	U = Unimplemented bit						
-n = Value at PC	R '								
	n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown					
	—	ALERT# Pin Assertion							
		-	d in the event of an error condit an error condition or indicator e						
bit 6	Unimplemented	Read as '0'							
bit 5	ALERT_LINK: A	LERT# Pin LOW_CUR	/TREG Link Assertion bit						
			the LOW_CUR or TREG indica d if the LOW_CUR or TREG ind						
bit 4	DSCHG: V <sub>BUS</sub> Discharge bit								
	a logic '1' will caus	e the port power switch	ed when the UCS1003-1 is in th to be opened and the discharge open while this bit is '1'. This bit is	circuitry to activate to discharge					
bit 3	RTN_EN: Charge	e Rationing Enable bit							
	<ul> <li>Charge ratio and current of already read Threshold F</li> </ul>	ning is disabled. The T data will no longer be a ched the Charge Ra <b>Registers</b> "), the applie	ection 7.4 "Battery Full (UCS otal Accumulated Charge regis accumulated. If the Total Accum tioning Threshold (see Secti ed response will be removed a RATION status bit (if set).	ters will be cleared to 00_00h nulated Charge registers have on 10.6 "Charge Rationing					
bit 2	RTN RST: Charg	e Rationing Reset bit							
	When this bit is s when this bit is s	et to '1', the Total Acc et, the RATION status ERT# pin will be relea ogic '1'	cumulated Charge registers are bit will be cleared, and if there sed.						
bit 1-0	RATION_BEH<1	:0>: Power Rationing	Threshold Control bit (see Table	e 7-2)					

- 01 = Report and disconnect
- 10 = Disconnect and go to Sleep
- 11 = Ignore

## 10.4.2 EMULATION CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

### **REGISTER 10-9: EMULATION CONFIGURATION REGISTER (ADDRESS 16h)**

R/W-1	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
DIS_TO	—	_	EM_TO_DIS <sup>(1)</sup>	EM_RETRY	EM_RESP <sup>(2)</sup>		TIME<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **DIS\_TO:** Disable Time-out and Idle Reset bit (see Section 11.2.1.6 "SMBus Time-out and Idle Reset") 1 = The Time-out and Idle Reset functionality is disabled; this is used for I<sup>2</sup>C compliance

0 = The Time-out and Idle Reset functionality is enabled

bit 6-5 Unimplemented: Read as '0'

```
bit 4 EM_TO_DIS: Emulation Time-out Disable bit<sup>(1)</sup>
```

Disables the emulation circuitry time-out for all charger emulation profiles in the DCE Cycle. There is a separate bit to enable/disable the emulation time-out for the custom charger emulation profile (Register 10-35); however, if the EM\_TO\_DIS bit is set, the emulation time-out will also be disabled for the custom charger emulation profile.

- 1 = Emulation time-out is disabled during the DCE Cycle. The applied charger emulation profile will not exit as a result of an emulation time-out event. The I<sub>BUS</sub> current will be checked continuously, and if it exceeds the I<sub>BUS</sub> <sub>CHG</sub> threshold for any reason, the charger emulation profile will be accepted.
- 0 = Emulation time-out is enabled during the DCE Cycle. An individual charger emulation profile will be applied and maintained for the duration of the t<sub>EM\_TIMEOUT</sub> value. When this timer expires, the UCS1003-1 will determine whether the charger emulation profile was successful and take appropriate action.

### bit 3 EM\_RETRY: Dedication Charger Emulation bit

Configures whether the DCE Cycle will reset and restart if it reaches the final profile without the portable device drawing charging current, and accepting one of the profiles. This bit is only used if the UCS1003-1 is configured to emulate a dedicated charger.

- 1 = Once the DCE Cycle is completed, it will perform emulation Reset and restart from the first enabled charger emulation profile in the DCE Cycle.
- 0 = Once the DCE Cycle is completed, it will not restart. The D<sub>POUT</sub> and D<sub>MOUT</sub> will be left as High Z pins and the port power switch will be closed. The Current-Limiting mode is determined by the Custom Current Limiting Behavior settings (see Section 10.14.2 "Custom Current-Limiting Behavior Configuration Register").
- **Note 1:** If the EM\_TO\_DIS bit is set and the Legacy 1, Legacy 3 or custom charger emulation profiles were accepted during the DCE cycle, a removal is not detected. To avoid this issue, re-enable the emulation time-out after applying any test profiles and charging with the 'final' profile.
  - 2: If the HSW\_DCE bit is set, the high-speed switch will be closed regardless of the status of the EM\_RESP bit. Leaving the emulation response applied will not allow normal USB traffic. Therefore, prior to setting the HSW\_DCE bit, this bit should be cleared.

### REGISTER 10-9: EMULATION CONFIGURATION REGISTER (ADDRESS 16h) (CONTINUED)

bit 2 EM\_RESP: Leave Emulation Response bit<sup>(2)</sup>

Enables the Dedicated Charger Emulation Cycle mode to hold the  $D_{POUT}$  and  $D_{MOUT}$  stimulus response after the UCS1003-1 has finished emulation using the Legacy, BC1.2 DCP or custom charger emulation profiles.

- 1 = If a portable device begins drawing charging current while the UCS1003-1 is applying the BC1.2 DCP, Custom or any of the Legacy charger emulation profiles during the DCE Cycle, the last response applied will be kept in place until a Removal Detection event occurs, the internal temperature exceeds the T<sub>REG</sub> value or emulation is restarted. In the case of the BC1.2 DCP or Legacy 2 charger emulation profiles, this will be the short (R<sub>DCP\_RES</sub>). In the case of the Legacy 1 or Legacy 3-7 profiles, this will be the D<sub>POUT</sub> and D<sub>MOUT</sub> pin voltages. If a portable device does not draw charging current, the DCE Cycle will behave normally.
- 0 = The dedicated emulation circuitry will behave normally. It will remove the short condition when the t<sub>EM\_TIMEOUT</sub> timer has expired, regardless if the portable device has drawn charging current or not.
- bit 1-0 EM\_RESET\_TIME<1:0>: t<sub>EM\_RESET</sub> Length Time bit
  - Determines the length of the  $t_{\text{EM}_{RESET}}$  time (see Section 9.8.1 "Emulation Reset") as shown below. The value selected does not include discharge time; however, this value plus discharge result in the actual Reset time.
  - 00 **= 50 ms**
  - 01 **= 75 ms**
  - 10 = **125 ms**
  - 11 = **175 ms**
- **Note 1:** If the EM\_TO\_DIS bit is set and the Legacy 1, Legacy 3 or custom charger emulation profiles were accepted during the DCE cycle, a removal is not detected. To avoid this issue, re-enable the emulation time-out after applying any test profiles and charging with the 'final' profile.
  - 2: If the HSW\_DCE bit is set, the high-speed switch will be closed regardless of the status of the EM\_RESP bit. Leaving the emulation response applied will not allow normal USB traffic. Therefore, prior to setting the HSW\_DCE bit, this bit should be cleared.

## 10.4.3 SWITCH CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

### REGISTER 10-10: SWITCH CONFIGURATION REGISTER (ADDRESS 17h)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0			
PIN_IGN		EM_EN_SET	M2_SET	M1_SET	S0_SET	PWR_ENS	LATCHS			
bit 7							bit 0			
							1			
Legend:										
R = Readabl		W = Writable bit		U = Unimplem						
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own			
bit 7	Ignores the power stat	Pin Ignore Selecti e M1, M2, PWR_E te. Active mode select	EN and EM_E	N pin states whe	C					
	0 = The A	12, PWR_EN and Active mode selec _EN and EM_EN	tion and pow	er state will be	set by the OR'd		f the M1, M2,			
bit 6	Unimplem	nented: Read as '	0'							
bit 5		SET: EM_EN Pin S								
		tion with other con ection") and powe								
bit 4	M2_SET:	M2_SET: M2 Pin Selection Mode Determination bit								
		tion with other con ection") and powe					on 9.2 "Active			
bit 3	M1_SET:	11 Pin Selection Mode Determination bit								
		tion with other con ection") and powe				· ·	on 9.2 "Active			
bit 2	S0_SET: S	SMBus Mode Atta	ch/Removal [	Detection bit						
	Section 9	mode, enables th .2 "Active Mode stion is enabled; als	Selection"). So see Table	5-2	tion feature and	d affects the pov	wer state (see			
		tion is not enabled		ble 5-2						
bit 1	Controls v Section 5 controlled	S: Port Power Swi whether the port p .3.4 "PWR_EN In by SEL pin decoc e '1' to enable the	oower switch <mark>put</mark> "). This b le. Thus, if th	it is OR'd with t e polarity is set	he PWR_EN pi	n and the polar	ity of both are			
bit 0	<ul> <li>bit must be '1' to enable the port power switch.</li> <li>LATCHS: SMBus Mode Fault Handling Routine Control bit</li> <li>In SMBus mode, controls the Fault handling routine that is used in the case that an error is detected Section 5.3.5 "Latch Input").</li> <li>1 = The UCS1003-1 will latch its error conditions; in order for the device to return to normal Active the ERR bit must be cleared by the user</li> <li>0 = The UCS1003-1 will automatically retry when an error condition is detected</li> </ul>									

#### 10.4.4 ATTACH DETECTION

CONFIGURATION RESISTER

The contents of this register are retained in Sleep.

### **REGISTER 10-11: ATTACH DETECTION CONFIGURATION REGISTER (ADDRESS 18h)**

R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0
	RESE	ERVED		DISCHG_TIME_SEL<1:0> ATT_TH			H<1:0> <sup>(1)</sup>
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Reserved: Do not change

DISCHG\_TIME\_SEL<1:0>: t<sub>DISCHARGE</sub> Time Setting bits bit 3-2

- 00 = 100 ms
- 01 = 200 ms
- 10 = 300 ms
- 11 = 400 ms

#### ATT\_TH<1:0>: Attach/Removal Detection Threshold bits<sup>(1)</sup> bit 1-0

Determines the Attach Detection threshold (IDET QUAL) and Removal Detection thresholds  $(I_{REM_QUAL_DET} \text{ and } I_{REM_QUAL_ACT})$  as shown below. 00 = 200 µA Attach, 100 µA Removal Threshold

- 01 = 400 µA Attach, 300 µA Removal Threshold
- 10 = 800 µA Attach, 700 µA Removal Threshold
- 11 = 1000 µA Attach, 900 µA Removal Threshold
- Note 1: The Removal Threshold is different when operating in the Active power state versus when operating in the Detect power state.

### 10.4.5 HIGH-SPEED SWITCH CONFIGURATION REGISTER

The contents of this register are retained in Sleep.

### REGISTER 10-12: HIGH-SPEED SWITCH CONFIGURATION REGISTER (ADDRESS 25h)

U-0	U-0	U-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0
	_	—	RESERVED	HSW_CUST	HSW_CDP	HSW_DET	HSW_DCE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

### bit 4 Reserved: Do not change

bit 3 HSW\_CUST: Custom Handshake USB High-Speed Data Switch Enable bit

Enables the USB high-speed data switch to be active during the custom handshake. This control is checked at the beginning of charger emulation. Therefore, changing this control during emulation will have no immediate effect. Upon restarting charger emulation (as a result of the EM\_RETRY bit being set, a Removal Detection event or change of emulation controls), the high-speed switch will close.

- 1 = The USB high-speed data switch is enabled while the custom charger emulation profile is applied; also, if the custom charger emulation profile is accepted during the Dedicated Charger Emulation Cycle mode, the high-speed switch will stay closed
- 0 = The USB high-speed data switch is disabled while the custom charger emulation profile is applied

bit 2	<b>HSW_CDP:</b> CDP Handshake USB High-Speed Data Switch Enable bit Enables the USB high-speed data switch to be active during the CDP handshake. This control is checked at the beginning of charger emulation. Therefore, changing this control during emulation will have no immediate effect. Upon restarting charger emulation (as a result of a Removal Detection event or change of emulation controls), the high-speed switch will close. 1 = The USB high-speed data switch is enabled during the CDP handshake 0 = The USB high-speed data switch is disabled during the CDP handshake
bit 1	<b>HSW_DET:</b> Detect Power State USB High-Speed Data Switch Enable bit Enables the USB high-speed data switch to be active during the Detect power state. If the S0 control is set to '0', this bit is ignored. 1 = The USB high-speed data switch will be closed during the Detect power state 0 = The USB high-speed data switch is open during the Detect power state
bit 0	<b>HSW_DCE:</b> DCP Charger Emulation Profile USB High-Speed Data Switch Enable bit Enables the USB high-speed data switch after the DCP charger emulation profile or one of the Legacy charger emulation profiles was accepted during the DCE Cycle and the portable device is charging. This bit is ignored if the UCS1003-1 is not in the Active state. This bit will not cause the high-speed switch to be closed during emulation when the DCP and Legacy profiles are applied, only after the DCP or a Legacy charger emulation profile has been accepted. 1 = The USB high-speed data switch will be closed

0 = The USB high-speed data switch will be open

### 10.5 Current Limit Register

Name	Bits	Address	Cof	Default
Current Limit	8	19h	R/W	00h

The Current Limit register controls the  $I_{LIM}$  used by the port power switch. The default setting is based on the resistor on the COMM\_SEL/I<sub>LIM</sub> pin and this value cannot be changed to be higher than the hardware set value.

The contents of this register are retained in Sleep.

### REGISTER 10-13: CURRENT LIMIT REGISTER (ADDRESS 19h)

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_	—	—	—	ILI	M_SW<2:0> <sup>(1</sup>	)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
---------	----------------------------

Γ.

- bit 2-0 ILIM\_SW<2:0>: I<sub>LIM</sub> Value Setting bits<sup>(1)</sup>
  - 000 = 0.57A 001 = 1.00A 010 = 1.13A 011 = 1.35A 100 = 1.68A 101 = 2.05A 110 = 2.28A 111 = 2.85A (3.0A maximum)

Note 1: Unless otherwise indicated, the values specified are the typical  $I_{LIM}$  in Table 1-2.

### 10.6 Charge Rationing Threshold Registers

Name	Bits	Address	Cof	Default
Charge Rationing Threshold High Byte	8	1Ah	R/W	FFh
Charge Rationing Threshold Low Byte	8	1Bh	R/W	FFh

The Charge Rationing Threshold registers set the maximum allowed charge that will be delivered to a portable device. Every time the Total Accumulated Charge registers are updated, the value is checked against this limit. If the value meets or exceeds this limit, the RATION bit is set (see Section 10.4.1 "General Configuration Register") and action taken according to the RATION\_BEH<1:0> bits (see Section 10.4.1 "General Configuration Register").

The units are in mAh, with a range from 0 to ~218429. The contents of this register are retained in Sleep.

### REGISTER 10-14: CHARGE RATIONING THRESHOLD (ADDRESS 1Ah-1Bh)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			CHTHR	<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			CHTHR	<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CHTHR<15:0>: Charge Rationing Threshold bits

LSB = 3.333 mAh

### 10.7 Auto-Recovery Configuration Register

Name	Bits	Address	Cof	Default
Auto-Recovery Configuration	8	1Ch	R/W	2Ah

The contents of this register are retained in Sleep.

The Auto-Recovery Configuration register sets the parameters used when the auto-recovery Fault handling algorithm is invoked (see Section 7.5.1 "Auto-Recovery Fault Handling").

Once the auto-recovery Fault handling algorithm has checked the overtemperature and backdrive conditions, it will set the  $I_{LIM}$  value to  $I_{TEST}$ , and then turn on the port power switch and start the  $t_{RST}$  timer. If, after the timer has expired, the  $V_{BUS}$  voltage is less than  $V_{TEST}$ , then it is assumed that a short-circuit condition is present and the Error state is reset.

### REGISTER 10-15: AUTO-RECOVERY CONFIGURATION REGISTER (ADDRESS 1Ch)

U-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0
—		TCYCLE<2:0>		TRST_S	SW<1:0>	VTST_S	SW<1:0>
bit 7							bit 0

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit	
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	Unimplen	nented: Read as '0'		
bit 6-4	TCYCLE<	2:0>: Delay Cycle Time bits		
		is started, as shown below. ms ms ms ms ms ms		he auto-recovery Fault handlin
bit 3-2	<b>TRST_SW</b> 00 = 10 m 01 = 15 m 10 = 20 m 11 = 25 m	IS IS	S	
bit 1-0	VTST_SW 00 = 250 m 01 = 500 m 10 = 750 m 11 = 1000	mV mV	bits	

## 10.8 IBUS\_CHG Configuration Register

Name	Bits	Address	Cof	Default
IBUS_CHG Configuration	8	1Eh	R/W	04h

The IBUS\_CHG Configuration register sets the  $I_{BUS\_CHG}$  current value. If current greater than  $I_{BUS\_CHG}$  is detected flowing out of  $V_{BUS}$ , emulation is successful. The bit weights are in mA, and the range is from 11.72 mA to 175.8 mA.

The contents of this register are not retained in Sleep.

### REGISTER 10-16: IBUS\_CHG CONFIGURATION REGISTER (ADDRESS 1Eh)

U-0	U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0
_	_	—	—	ICHG<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ICHG<3:0>P: I<sub>BUS\_CHG</sub> Current Value bits 1 LSB = 11.72 mA

### 10.9 TDET\_CHARGE Configuration Register

Name	Bits	Address	Cof	Default
TDET_CHARGE Configuration	8	1Fh	R/W	03h

The TDET\_CHARGE Configuration register controls the t<sub>DC\_TEMP</sub> and t<sub>DET\_CHARGE</sub> timing. The t<sub>DC\_TEMP</sub> timer is started whenever the temperature exceeds T<sub>REG</sub>. This timer is meant to give the system time to cool at the lower I<sub>LIM</sub> setting before changing I<sub>LIM</sub>

again. The  $t_{DET\_CHARGE}$  timer is started whenever the  $V_{BUS}$  voltage is discharged and the bypass switch is reactivated. This timer is meant to be a delay to allow the  $V_{BUS}$  capacitor to charge before detecting an Attach Detection event.

If t<sub>DET\_CHARGE</sub> time is increased greater than 800 ms, larger bus capacitors can be accommodated; however, with a portable device present and PWR\_EN disabled, a Removal Detection event, and then another Attach Detection event will occur.

The contents of this register are retained in Sleep.

### REGISTER 10-17: TDET\_CHARGE CONFIGURATION REGISTER (ADDRESS 1Fh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
—	—	—	DC_TEMP	_SET<1:0>	DET_C	HARGE_SET	<2:0>
bit 7							bit 0

Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented bit	
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-5	Unimpleme	nted: Read as '0'		
bit 4-3	DC_TEMP_ 00 = 200 ms 01 = 400 ms 10 = 800 ms 11 = 1600 m	5 5	e Determination bits	
bit 2-0	DET_CHAR 000 = 200 m 001 = 400 m 010 = 600 m 011 = 800 m 100 = 1000 101 = 1200 110 = 1400 111 = 2000	ns ns ns ms ms ms ms	RGE Time Determination bits	

### 10.10 Preloaded Emulation Enable Registers

The Preloaded Emulation Enable registers enable the charger emulation profiles used by the emulation circuitry.

The contents of these registers are retained in Sleep.

Name	Bits	Address	Cof	Default
BCS Emulation Enable	8	20h	R/W	06h
Legacy Emulation Enable	8	21h	R/W	00h

### REGISTER 10-18: BCS EMULATION ENABLE REGISTER (ADDRESS 20h)

U-0	U-0	U-0	R/W-0	U-0	R/W-1	R/W-1	R/W-0
—	—	_	DCP_EM_DIS	—		RESERVED	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 7-5 Unimplemented: Read as '0'

bit 4 DCP\_EM\_DIS: DCP Charger Emulation Profile in the DCE Cycle Disable bit

This bit is ignored if the M1, M2 and EM\_EN control settings have selected DCP mode (see Table 9-1). 1 = The BC1.2 DCP charger emulation profile is not enabled during the DCE Cycle

0 = The BC1.2 DCP charger emulation profile is enabled during the Dedicated Charger Emulation Cycle mode

bit 3 Unimplemented: Read as '0'

bit 2-0 **Reserved:** Do not change

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	L7EM_DIS	L6EM_DIS	L5EM_DIS	L4EM_DIS	L3EM_DIS	L2EM_DIS	L1EM_DIS
oit 7							bit C
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimplem	ented bit		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unk	known
bit 7	•	ed: Read as '0'					
bit 6	_	egacy 7 charger					
		cy 7 charger en					
L:1 C	•	cy 7 charger en	-				
bit 5	—	egacy 6 charger	•				
	•	cy 6 charger en cy 6 charger en	•				
bit 4	•	egacy 5 charger	-				
	_	cy 5 charger en					
		cy 5 charger en					
bit 3	L7EM_DIS: Le	egacy 4 charger	emulation prof	ile Disable bit			
		cy 4 charger en					
	0 = The Lega	cy 4 charger en	nulation profile is	s enabled			
bit 2	—	egacy 3 charger	•				
		cy 3 charger en					
	•	cy 3 charger en	-				
bit 1	_	egacy 2 charger	•				
	Ų	cy 2 charger en					
bit 0	•	cy 2 charger en	•				
	L7EM DIS: Le	edacv i charder	emulation prot	ile disadle dit			
DILO	_	cy 1 charger en	•				

## REGISTER 10-19: LEGACY EMULATION ENABLE REGISTER (ADDRESS 21h)

### 10.11 Preloaded Emulation Time-out Configuration Registers

Name	Bits	Address	Cof	Default
BCS Emulation Time-out Configuration	8	22h	R/W	10h
Legacy Emulation Time-out Configuration 1	8	23h	R/W	B0h

Name	Bits	Address	Cof	Default
Legacy Emulation Time-out Configuration 2	8	24h	R/W	04h

The Preloaded Emulation Time-out Configuration registers control the  $t_{\text{EM}\_\text{TIMEOUT}}$  setting that is applied whenever the indicated preloaded charger emulation profile is applied during the DCE Cycle. These settings are not used if the EM\_TO\_DIS bit is set.

The contents of this registers are retained in Sleep.

### REGISTER 10-20: BCS EMULATION TIME-OUT CONFIGURATION REGISTER (ADDRESS 22h)

U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCP_EN	L_TO<1:0>		RESER	RVED	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DCP\_EM\_TO<1:0>: BC1.2 DCP t<sub>EM\_TIMEOUT</sub> Setting Definition bits These bits are applied when the BC1.2 DCP charger emulation profile is used during the DCE Cycle. 00 = 0.8s 01 = 1.6s

10 = 6.4s

10 = 0.4300 = 12.8s

bit 3-0 Reserved: Do not change

## REGISTER 10-21: LEGACY EMULATION TIME-OUT CONFIGURATION 1 REGISTER (ADDRESS 23h)

R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
L1EN	1_TO<1:0>	L2EM_	TO<1:0>	L3EM_1	FO<1:0>	L4EM_	TO<1:0>
bit 7							bit (
Legend:							
R = Readat		W = Writable I	Dit	U = Unimplem			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is un	known
bit 7-6 bit 5-4	These bits are 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s L2EM_TO<15	e applied when t <b>:0&gt;: L</b> egacy 2 t <sub>El</sub>	he Legacy 1 cł M_TIMEOUT Set	ting Definition bits	profile is used	-	
	These bits and 00 = 0.8s 01 = 1.6s 10 = 6.4s 11 = 12.8s	e applied when t	he Legacy 2 cl	narger emulation	profile is used	d during the D0	CE Cycle.
bit 3-2				ting Definition bit		d during the D0	CE Cycle.
bit 1-0	L4EM_TO<1		_	etting Definition b narger emulation		d during the D0	CE Cycle.

## REGISTER 10-22: LEGACY EMULATION TIME-OUT CONFIGURATION 2 REGISTER (ADDRESS 24h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0			
_	—	L5EM_	TO<1:0>	L6EM_1	FO<1:0>	L7EM_	TO<1:0>			
bit 7							bit 0			
Legend:										
R = Reada	able bit	W = Writable I	oit	U = Unimplem	ented bit					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is un	known			
bit 7-6	Unimplement	ed: Read as '0'								
bit 5-4	L5EM_TO<1:0	<b>)&gt;:</b> Legacy 5 t <sub>El</sub>	M TIMEOUT Set	ting Definition bits	s					
				narger emulation		I during the DC	CE Cycle.			
	00 = <b>0.8s</b>	00 <b>= 0.8</b> s								
		01 = <b>1</b> .6s								
	10 = 6.4s									
	11 <b>= 12.8s</b>									
bit 3-2			-	ting Definition bits						
		applied when t	he Legacy 6 cł	narger emulation	profile is used	I during the DC	CE Cycle.			
	00 = 0.8s 01 = 1.6s									
	10 = 6.4s									
	11 = <b>12.8s</b>									
bit 1-0		<b>)&gt;:</b> Legacy 7 t <sub>⊏</sub>	M TIMEOUT Set	ting Definition bit	s					
			-	narger emulation		I during the DC	CE Cycle			
	00 = <b>0.8s</b>	applied mient					2 0 9 0 0 0			
	01 = <b>1.6s</b>									
	10 0 10									
	10 = 6.4s									

## 10.12 Preloaded Emulation Configuration Registers

Name	Bits	Address	Cof	Default
Applied Charger Emulation	8	30h	R	00h
Preloaded Emulation Stimulus 1 – Configuration 1	8	31h	R	00h
Preloaded Emulation Stimulus 1 – Configuration 2	8	32h	R	00h
Preloaded Emulation Stimulus 1 – Configuration 3	8	33h	R	00h
Preloaded Emulation Stimulus 1 – Configuration 4	8	34h	R	00h
Preloaded Emulation Stimulus 2 – Configuration 1	8	35h	R	00h
Preloaded Emulation Stimulus 2 – Configuration 2	8	36h	R	00h
Preloaded Emulation Stimulus 2 – Configuration 3	8	37h	R	00h
Preloaded Emulation Stimulus 2 – Configuration 4	8	38h	R	00h
Preloaded Emulation Stimulus 3 – Configuration 1	8	39h	R	00h
Preloaded Emulation Stimulus 3 – Configuration 2	8	3Ah	R	00h
Preloaded Emulation Stimulus 3 – Configuration 3	8	3Bh	R	00h

The Preloaded Emulation Configuration registers store the settings loaded from internal memory as required for the preloaded charger emulation profile that is actively being applied. These registers are read-only.

The Legacy charger emulation profiles, the BC1.2 SDP, and the BC1.2 DCP charger emulation profiles do not use the Stimulus 3 Configuration registers (39h-3Bh). Whenever these charger emulation profiles are applied, registers 39h-3Bh will not be updated and their contents should be ignored.

Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and BC1.2 DCP charger emulation profiles.

The contents of registers 31h, 35h and 39h are not retained in Sleep. They are updated as needed.

The contents of registers 32h, 33h, 34h, 36h, 37h, 38h, 3Ah, 3Bh and 40h are retained in Sleep.

## 10.12.1 APPLIED CHARGER EMULATION REGISTER

The contents of this register are not retained in Sleep. The contents are updated as the charger emulation profile being applied changes.

### REGISTER 10-23: APPLIED CHARGER EMULATION REGISTER (ADDRESS 30h)

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—		PRE_EM_S	EL<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 7-4 Unimplemented: Read as '0'

bit 3-0 **PRE\_EM\_SEL<3:0>:** Active Charger Emulation Profile Selection bits

Indicates which of the charger emulation profiles is being actively applied, as shown below. 0000 = Data Pass-Through or BC1.2 SDP mode 0001 = BC1.2 CDP 0010 = BC1.2 DCP 0011 = Legacy 1 0100 = Legacy 2 0101 = Legacy 3 0110 = Legacy 4 0111 = Legacy 5 1000 = Legacy 6 1001 = Legacy 7 1010 = Custom profile All others = Not used

## REGISTER 10-24: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 31h)

		,					
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—	S1_TD_TYPE		S1_TD<2:0>	>		STIM1<2:0>	
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable b	oit	U = Unimplen	nented bit		
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is un	known
bit 7	Unimplemented	d: Read as '0'					
bit 6	S1_TD_TYPE: S	Stimulus 1 Time	r Behavior De	termination bit			
	is applied in removed)	nmediately and I	held for the du	sponse is applied uration of the time the stimulus is de	er then remov	ved (if the stimu	lus has been
bit 5-3	S1_TD<2:0>: Si	timulus 1 t <sub>STIM I</sub>	DEL Value Det	ermination bits			
	000 = 0 ms 001 = 1 ms						
	010 = 5 ms						
	011 = <b>10 ms</b> 100 = <b>20 ms</b>						
	101 = <b>40 ms</b>						
	110 <b>= 80 ms</b>						
	111 = 100 ms						
bit 2-0	STIM1<2:0>: St	imulus 1 Detern	nination Usag	e bits			
	comparator optic			own below. Note applies to the D			
		V <sub>BUS</sub> voltage is ait for this to be		applied before p	ort power sw	itch is closed; r	next stimulus
	001 = D <sub>POUT</sub> v						
	higher the	an the fixed thre	shold	s lower than the	e threshold (	S1_TH) and D <sub>I</sub>	POUT voltage
	$011 = D_{\text{MOUT}} v_0$		than the three	shold (S1_TH)			
	100 = Do not us 101 = Do not us						
	$110 = D_{POUT} vc$		than the thres	hold (S1_TH)			
				er switch is close	d; next stimu	lus will not wait	for this to be

### REGISTER 10-25: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 32h)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
	S1_R1M	/IAG<3:0>			S1_R1	<3:0>		
bit 7 bit 0								
Legend:								
R = Readable bit		W = Writable b	it	U = Unimpleme	ented bit			
-n = Value at POF	र	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unl	known	

#### bit 7-4 S1\_R1MAG<3:0>: Stimulus 1 Response Magnitude bits

Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as 'Do not use' will not be accepted. The data will not be updated and the settings will remain set at the previous value.

### For S1\_R1 Settings 0000-0011:

The response is a voltage applied on the  $D_{POUT}/D_{MOUT}$  pins. The S1\_R1MAG>3:0> bits specify the voltage relative to ground:.

	0000 = Pull-down	0110 = 600 mV	1100 = 1800 mV
	0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
	0010 = 400 mV	1000 <b>= 800 mV</b>	1110 = 2200 mV
	0011 = 400 mV	1001 = 900 mV	1111 = Do not use
	0100 = 400 mV	1010 = <b>1400 mV</b>	
	0101 = 500 mV	1011 = <b>1600 mV</b>	
-			

#### For S1\_R1 Settings 0100, 0111, 1101-1111:

The response is a resistor connected on  $D_{POUT}/D_{MOUT}$  to GND or  $V_{BUS}$ . The S1\_R1MAG bits specify the resistor value.

0000 = $1.8 \text{ k}\Omega$	0110 <b>= 40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = $10 k\Omega$	0111 <b>= 43 k</b> Ω	1101 = <b>120 k</b> Ω
0010 = $15 k\Omega$	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 <b>= 20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 <b>= 30 k</b> Ω	1011 <b>= 80 k</b> Ω	

#### For S1\_R1 Settings 0110, 1001, 1100:

The response is a voltage divider applied from  $V_{BUS}$  to GND with the "center" at  $D_{POUT}/D_{MOUT}$ . The S1\_R1MAG bits specify the minimum resistance of the voltage divider (sum of R1 + R2).

		0	·	,
0000 <b>= 93 k</b> Ω	0110 <b>= 200 k</b> Ω		1100	= 200 kΩ
0001 <b>= 100 k</b> Ω	0111 <b>= 200 k</b> Ω		1101	= 200 kΩ
0010 <b>= 125 k</b> Ω	1000 <b>= 93 k</b> Ω		1110	= 200 kΩ
0011 <b>= 150 k</b> Ω	1001 <b>= 100 k</b> Ω		1111	= Do not use
0100 <b>= 200 k</b> Ω	1010 <b>= 125 k</b> Ω			
0101 <b>= 200 k</b> Ω	1011 <b>= 150 k</b> Ω			

- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

### REGISTER 10-25: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 32h) (CONTINUED)

- bit 3-0 S1\_R1<3:0>: Stimulus 1 Response Definition bits
  - 0000 = Removes previous response on  $D_{POUT}$  and  $D_{MOUT}$
  - 0001 = Applies voltage on  $D_{POUT}^{(1)}$
  - 0010 = Applies voltage on  $D_{MOUT}^{(2)}$
  - 0011 = Applies voltage on  $D_{POUT}$  and  $D_{MOUT}$  (1)
  - 0100 = Connects resistor from  $D_{POUT}$  to  $GND^{(1)}$
  - 0101 = Do not use
  - 0110 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$ <sup>(1)</sup>
  - 0111 = Connects resistor from  $D_{MOUT}$  to  $GND^{(2)}$
  - 1000 = Do not use
  - 1001 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{MOUT}^{(2)}$
  - 1010 = Connects  $\leq$  200 $\Omega$  resistor from  $D_{POUT}$  to  $D_{MOUT}$
  - 1011 = Do not use
  - 1100 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$  and  $D_{MOUT}$
  - 1101 = Connects resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND
  - 1110 = If STIM1<2:0> = 000, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during emulation Reset are not removed. If STIM1<2:0> = 111, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during emulation Reset are removed. For all other STIM1<2:0> settings, whatever was applied is not changed.
  - 1111 = Same as '1110' definition above
- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

# REGISTER 10-26: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 33h)<sup>(1)</sup>

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	—	S1_PU	PD<1:0>		S1_TH	<3:0>	
bit 7							bit 0
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimpleme	ented bit		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is un	known
bit 7-6	Unimpleme	nted: Read as '0	,				
bit 5-4	S1 PUPD< <sup>-</sup>	<b>1:0&gt;:</b> Stimulus 1 F	Pull-Down Curr	ent Magnitude bit	S		
	decode is gi 00 = 10 µA 01 = 50 µA 10 = 100 µA 11 = 150 µA	A					
bit 3-0	•	• >: Stimulus 1 Thre	eshold Value D	efinition bits			
				v, for the specified			
	•		l (i.e., STIM1<2	2:0> = 000b or 11	11b), the thres	hold value is i	gnored.
	0000 = 400 0001 = 400						
	0001 = 400 0010 = 400						
	0011 = 300						
	0100 = 400	mV					
	0101 = 500	mV					
	0110 = 600						
	0111 = 700						
	1000 <b>= 800</b> 1001 <b>= 900</b>						
	1010 = 1400						
	1011 = 1600						
	1100 = 1800						
	1101 = 2000						
	1110 <b>= 220</b>						
	1111 = Do r	not use					

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-27: PRELOADED EMULATION STIMULUS 1 CONFIGURATION 4 REGISTER (ADDRESS 34h)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	—	—	—	—	S	1_RATIO<2:0>	>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit		

'0' = Bit is cleared

bit 7-3 Unimplemented: Read as '0'

'1' = Bit is set

-n = Value at POR

bit 2-0 S1\_RATIO<2:0>: Stimulus 1 Voltage Divider Ratio bits Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., S1\_R1<3:0> = 0110b, 1001b or 1100b). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.66 110 = 0.66111 = Do not use

**Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

x = Bit is unknown

## REGISTER 10-28: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 1 REGISTER (ADDRESS 35h)

	· · ·						
U-0	R-U	R-0	R-0	R-0	R-0	R-0	R-0
_	S2_TD_TYPE		S2_TD<2:0	>		STIM2<2:0>	
bit 7							bit 0
Legend:							
R = Reada	ible bit	W = Writable b	bit	U = Unimplem	ented bit		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is un	known
bit 7	Unimplemente						
bit 6	1 = The stimul response i has been r	lus timer control is applied immed removed)	Is how long t liately and he	Determination bit the response is a eld for the duration n the stimulus is d	of the timer, th	nen removed (i	f the stimulus
		Univ.	_0	nation Value bits			
bit 2-0	Determines the comparator opt the $D_{MOUT}$ port 000 = $V_{BUS}$ vor for this t 001 = $D_{POUT}$ 010 = Window greater 011 = $D_{MOUT}$ 100 = Do not t 101 = Do not t 110 = $D_{POUT}$	tion is fixed at 40 t. oltage is ready to to be removed voltage is greate v comparator; D <sub>f</sub> than the fixed th voltage is greate use use voltage is greate is present after	t is used, as 00 mV and or be applied b er than the th POUT voltage preshold er than the the	age bits shown below. Not applies to the E refore port power s areshold (S2_TH) is lower than the reshold (S2_TH) reshold (S2_TH) er switch is close	D <sub>POUT</sub> pin. This switch is close threshold (S2	s setting canno d; next stimulu _TH) and D <sub>PC</sub>	ot be used for s will not wait <sub>OUT</sub> voltage is

## REGISTER 10-29: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 36h)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	S2_R2I	MAG<3:0>			S2_R	2<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemen	ted bit		
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkr	nown

#### bit 7-4 S2 R2MAG<3:0>: Stimulus 2 Response Magnitude bits

Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.

#### For S2\_R2 Settings 0000-0011:

The response is a voltage applied on the  $D_{POUT}/D_{MOUT}$  pins. The S2\_R2MAG bits specify the voltage relative to ground.

0000 = Pull-down	0110 <b>= 600 mV</b>	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 <b>= 700 mV</b>	1101 = 2000 mV
0010 = 400 mV	1000 <b>= 800 mV</b>	1110 = 2200 mV
0011 = 400 mV	1001 <b>= 900 mV</b>	1111 = Do not use
0100 = 400 mV	1010 <b>= 1400 mV</b>	
0101 = 500 mV	1011 <b>= 1600 mV</b>	

#### For S2\_R2 settings 0100, 0111, 1101-1111:

The response is a resistor connected on  $D_{POUT}/D_{MOUT}$  to GND or  $V_{BUS}$ . The S2\_R2MAG<3:0> bits specify the resistor value.

$0000 = 1.8 \mathrm{k}\Omega$	0110 <b>= 40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = $10 k\Omega$	0111 <b>= 43 k</b> Ω	1101 <b>= 120 k</b> Ω
0010 = <b>15 k</b> Ω	$1000 = 50 \text{ k}\Omega$	1110 <b>= 150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 = <b>30 k</b> Ω	1011 <b>= 80 k</b> Ω	

#### For S2\_R2 Settings 0110, 1001, 1100:

The response is a voltage divider applied from  $V_{BUS}$  to GND with the 'center' at  $D_{POUT}/D_{MOUT}$ . The S2\_R2MAG bits<3:0> specify the minimum resistance of the voltage divider (sum of R1 + R2).

0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0111 <b>= 200 k</b> Ω	1101 <b>= 200 k</b> Ω
1000 <b>= 93 k</b> Ω	1110 <b>= 200 k</b> Ω
1001 <b>= 100 k</b> Ω	1111 = Do not use
1010 <b>= 125 k</b> Ω	
1011 <b>= 150 k</b> Ω	
	0111 = 200 kΩ 1000 = 93 kΩ 1001 = 100 kΩ 1010 = 125 kΩ

- **Note 1:** If STIM2<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - **2:** If STIM2<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

### REGISTER 10-29: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 36h) (CONTINUED)

- bit 3-0 S2\_R2<3:0>: Stimulus 2 Response Definition bits
  - 0000 = Removes previous response on  $D_{POUT}$  and  $D_{MOUT}$
  - 0001 = Applies voltage on  $D_{POUT}^{(1)}$
  - 0010 = Applies voltage on  $D_{MOUT}^{(2)}$
  - 0011 = Applies voltage on  $D_{POUT}$  and  $D_{MOUT}$
  - 0100 = Connects resistor from  $D_{POUT}$  to  $GND^{(1)}$
  - 0101 = Do not use
  - 0110 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$ <sup>(1)</sup>
  - 0111 = Connects resistor from  $D_{MOUT}$  to  $GND^{(2)}$
  - 1000 **= Do not use**
  - 1001 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{MOUT}$ <sup>(2)</sup>
  - 1010 = Connects  $\leq$  200 $\Omega$  resistor from D<sub>POUT</sub> to D<sub>MOUT</sub>
  - 1011 = Do not use
  - 1100 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$  and  $D_{MOUT}$
  - 1101 = Connects resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND
  - 1110 = If STIM2<2:0> = 000, the 15 k $\Omega$  pull-down resistors applied to  $D_{POUT}$  and  $D_{MOUT}$  during emulation Reset are not removed. If STIM2<2:0> = 111, the 15 k $\Omega$  pull-down resistors applied to  $D_{POUT}$  and  $D_{MOUT}$  during emulation Reset are removed. For all other STIM2<2:0> settings, whatever was applied is not changed.
  - 1111 = Same as '1110' definition above
- **Note 1:** If STIM2<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM2<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-30: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 37h)<sup>(1)</sup>

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_		S2_PU	PD<1:0>		S2_TH	1<3:0>	
bit 7	·	•		·			bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpleme	ented bit		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is un	known
bit 7-6	Unimpleme	nted: Read as '0	,				
bit 5-4	S2_PUPD<1	<b>I :0&gt;:</b> Stimulus 2 F	Pull-Down Curr	ent Magnitude bit	S		
	decode is as 00 = 10 μA 01 = 50 μA 10 = 100 μA 11 = 150 μA	s follows:		the voltage magni			<i></i>
bit 3-0	S2_TH<3:0>	s: Stimulus 2 Thre	eshold Value D	efinition bits			
	Defines the t	threshold value, a applied or applied mV mV mV mV mV mV mV mV mV mV mV mV D mV D	as shown below	w, for the specified 2:0> = 000b or 11			

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-31: PRELOADED EMULATION STIMULUS 2 CONFIGURATION 4 REGISTER (ADDRESS 38h)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	_	—	—	—	S	2_RATIO<2:0>	>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	known

bit 7-3 Unimplemented: Read as '0'

bit 2-0 S2\_RATIO<2:0>: Stimulus 2 Voltage Divider Ratio bits Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., S2\_R2<3:0> = 0110b, 1001b or 1100b). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.6 110 = 0.66111 = Do not use

**Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

## REGISTER 10-32: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 1 REGISTER (ADDRESS 39h)

	ι.	,					
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
_	S3_TD_TYPE		S3_TD<2:0	>		STIM3<2:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	e bit	U = Unimplen	nented bit		
-n = Value a	t POR	'1' = Bit is se	et	'0' = Bit is clea	ared	x = Bit is un	known
bit 7	Unimplemented	: Read as '0'					
bit 6	S3_TD_TYPE: S	timulus 3 Tim	er Behavior De	etermination bit			
	1 = The stimulus response is has been re 0 = The stimulus	applied imme moved)	diately and held	for the duration	of the timer, th	en removed (if	the stimulus
bit 5-3	<b>S3_TD&lt;2:0&gt;:</b> Sti	mulus 3 t <sub>STIN</sub>	L DEL Determina	ation Value bits			
	000 = 0 ms 001 = 1 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms 101 = 40 ms 110 = 80 ms 111 = 100 ms						
bit 2-0	STIM3<2:0>: Sti	mulus 3 Deter	rmination Usag	e bits			
	Determines the s comparator optio the $D_{MOUT}$ port. 000 = $V_{BUS}$ volta for this to	n is fixed at 4	00 mV and only	y applies to the D	POUT pin. This	s setting canno	t be used for
	001 = D <sub>POUT</sub> vo 010 = Window o greater th	oltage is great comparator; D an the fixed th	9 <sub>POUT</sub> voltage i hreshold	s less than the t	hreshold (S3_	_TH) and D <sub>PO</sub>	<sub>JT</sub> voltage is
	011 = D <sub>MOUT</sub> vo 100 = Do not us 101 = Do not us	е	er than the thre	snold (S3_TH)			
	110 = D <sub>POUT</sub> vo 111 = Voltage is removed	Itage is greate			l; next stimulu	s will not wait	for this to be

## REGISTER 10-33: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 3Ah)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	S3_R3N	/IAG<3:0>			S3_R3	<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	it	U = Unimpleme	nted bit		
-n = Value at POF	R	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unk	nown

#### bit 7-4 S3\_R3MAG<3:0>: Stimulus 3 Response Magnitude bits

Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.

### For S3\_R3 Settings 0000-0011:

The response is a voltage applied on the  $D_{POUT}/D_{MOUT}$  pins. The S3\_R3MAG<3:0> bits specify the voltage relative to ground.

0000 = Pull Down	0110 = 600 mV	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = 400 mV	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = <b>1400 mV</b>	
0101 = 500 mV	1011 = 1600 mV	

#### For S3\_R3 Settings 0100, 0111, 1101-1111:

The response is a resistor connected on  $D_{POUT}/D_{MOUT}$  to GND or  $V_{BUS}$ . The S3\_R3MAG<3:0> bits specify the resistor value.

$0000 = 1.8  \mathrm{k}\Omega$	0110 <b>= 40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = <b>10 k</b> Ω	0111 <b>= 43 k</b> Ω	1101 <b>= 120 k</b> Ω
0010 = <b>15 k</b> Ω	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 <b>= 20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 <b>= 30 k</b> Ω	1011 <b>= 80 k</b> Ω	

#### For S3\_R3 settings 0110, 1001, 1100:

The response is a voltage divider applied from  $V_{BUS}$  to GND with the 'center' at  $D_{POUT}/D_{MOUT}$ . The S3\_R3MAG<3:0> bits specify the minimum resistance of the voltage divider (sum of R1 + R2).

0000 <b>= 93 k</b> Ω	0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = 100 k $\Omega$	0111 <b>= 200 k</b> Ω	1101 <b>= 200 k</b> Ω
0010 = <b>125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 <b>= 200 k</b> Ω
0011 <b>= 150 k</b> Ω	1001 <b>= 100 k</b> Ω	1111 = Do not use
0100 <b>= 200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 <b>= 200 k</b> Ω	1011 <b>= 150 k</b> Ω	

- **Note 1:** If STIM3<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - **2:** If STIM3<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

### REGISTER 10-33: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 3Ah) (CONTINUED)

- bit 3-0 S3\_R3<3:0>: Stimulus 3 Response Definition bits
  - 0000 = Removes previous response on  $D_{POUT}$  and  $D_{MOUT}$
  - 0001 = Applies voltage on  $D_{POUT}$
  - 0010 = Applies voltage on  $D_{MOUT}^{(2)}$
  - 0011 = Applies voltage on  $D_{POUT}$  and  $D_{MOUT}$  (1)
  - 0100 = Connects resistor from  $D_{POUT}$  to  $GND^{(1)}$
  - 0101 = Do not use
  - 0110 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$ <sup>(1)</sup>
  - 0111 = Connects resistor from  $D_{MOUT}$  to  $GND^{(2)}$
  - 1000 = Do not use
  - 1001 = Connects voltage divider from  $V_{BUS}$  to GND with "center" at  $D_{MOUT}$ <sup>(2)</sup>
  - 1010 = Connects  $\leq$  200 $\Omega$  resistor from D<sub>POUT</sub> to D<sub>MOUT</sub>
  - 1011 = Do not use
  - 1100 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$  and  $D_{MOUT}$
  - 1101 = Connects resistor from  $\mathsf{D}_{POUT}$  to GND and  $\mathsf{D}_{MOUT}$  to GND
  - 1110 = If STIM3 = 000, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during emulation reset are not removed. If STIM3<2:0> = 111, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during emulation reset are removed. For all other STIM3 settings, whatever was applied is not changed.
  - 1111 = Same as '1110' definition above
- **Note 1:** If STIM3<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM3<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-34: PRELOADED EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 3Bh)<sup>(1)</sup>

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	S3_PU	PD<1:0>		S3_TH	<3:0>	
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpleme	ented bit		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unl	known
bit 7-6	Unimpleme	ented: Read as '0	3				
bit 5-4	S3 PUPD<	1:0>: Stimulus 3 I	Pull-Down Cur	rent Magnitude bit	3		
	decode is a 00 = 10 µA 01 = 50 µA 10 = 100 µA 11 = 150 µA	<b>A</b>					
bit 3-0	•	Stimulus 3 Three	eshold Value D	Definition bits			
				w, for the specified			
	•		d (i.e., STIM3<	2:0> = 000b or 11	1b), the thres	shold value is i	gnored.
	0000 = 400 0001 = 400						
	0010 = 400						
	0011 = 300	mV					
	0100 = 400						
	0101 <b>= 500</b> 0110 <b>= 600</b>						
	0110 <b>= 800</b> 0111 <b>= 700</b>						
	1000 = 800						
	1001 <b>= 900</b>	mV					
	1010 <b>= 140</b>	0 mV					
	1011 <b>= 160</b>	0 mV					
	1011 <b>= 160</b> 1100 <b>= 180</b>	0 mV 0 mV					
	1011 <b>= 160</b>	0 mV 0 mV 0 mV					

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## 10.13 Custom Emulation Configuration Registers

Name	Bits	Address	Cof	Default
Custom Emulation Configuration	8	40h	R/W	01h
Custom Emulation Stimulus 1 – Configuration 1	8	41h	R/W	00h
Custom Emulation Stimulus 1 – Configuration 2	8	42h	R/W	00h
Custom Emulation Stimulus 1 – Configuration 3	8	43h	R/W	00h
Custom Emulation Stimulus 1 – Configuration 4	8	44h	R/W	00h
Custom Emulation Stimulus 2 – Configuration 1	8	45h	R/W	00h
Custom Emulation Stimulus 2 – Configuration 2	8	46h	R/W	00h
Custom Emulation Stimulus 2 – Configuration 3	8	47h	R/W	00h
Custom Emulation Stimulus 2 – Configuration 4	8	48h	R/W	00h
Custom Emulation Stimulus 3 – Configuration 1	8	49h	R/W	00h
Custom Emulation Stimulus 3 – Configuration 2	8	4Ah	R/W	00h
Custom Emulation Stimulus 3 – Configuration 3	8	4Bh	R/W	00h
Custom Emulation Stimulus 3 – Configuration 3	8	4Ch	R/W	00h

The Custom Emulation Configuration registers store the values used by the custom charger emulation circuitry. The custom charger emulation profile is set up as three stimuli and the respective responses. The contents of registers 40h to 4Ch are retained in Sleep.

					•		,
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-1
	—	CS_TO_DIS	CS_EM	L_TO<1:0>	CS_FRST	RESERVED	CSEM_DIS
bit 7							bit
Legend:							
R = Read	able bit	W = Writable bit	:	U = Unimple	mented bit		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7-6	Unimplem	ented: Read as '0'					
bit 5	CS_TO_DI	S: Emulation Time-	out Timer Dis	sable bit			
hit 4.2	DCE Cycle 1 = The en the DC consta of the r not dra cleared 0 = The en the DC	nulation time-out tim E Cycle and the EN	is set, this b ner is disabled custom char I <sub>BUS</sub> current. tom charger _CHG current ner is enabled A_TO_DIS b	it will have no e d when the cust ger emulation p When the I <sub>BUS</sub> emulation profil t, then the UCS d when the cust it is not set	effect. <sup>(1)</sup> om charger emu profile is being a current is grea le will be accepte S1003-1 will co om charger emu	ulation profile is pplied, the UCS ter than I <sub>BUS_C</sub> ed. If the portab ntinue waiting r ulation profile is	applied durin 1003-1 will h <sub>HG</sub> , regardle le device doo until this bit
bit 4-3		<b>D&lt;1:0&gt;:</b> t <sub>EM_TIMEOL</sub> are used when the					ycle.
bit 2	CS_FRST:	Custom Charger E	mulation Pro	file Disable bit			
		stom charger emula stom charger emula	•			•	•
bit 1	Reserved:	Do not change. Thi	s bit will read	d '0' and should	I not be written t	o a logic '1'.	
bit 0	CSEM_DIS	: Custom Charger	Emulation Pr	ofile Placement	t in DCE Cycle I	oit	
	- <b>T</b> L		e				

### REGISTER 10-35: CUSTOM EMULATION CONFIGURATION REGISTER (ADDRESS 40h)

- 1 = The custom charger emulation profile is not enabled
- 0 = The custom charger emulation profile is enabled
- **Note 1:** If the CS\_TO\_DIS bit is set and the custom charger emulation profile was accepted during the DCE Cycle, a removal is not detected. To avoid this issue, re-enable the emulation time-out after applying any test profiles and charging with the 'final' profile.

## REGISTER 10-36: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 1 REGISTER (ADDRESS 41h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CS_S1TYPE	CS_S1_TD<2:0>			CS_STIM1<2:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 7 Unimplemented: Read as '0'

### bit 6 CS\_S1TYPE: Stimulus 1 Timer Behavior Determination bit

- 1 = The stimulus timer controls how long the response is applied after the stimulus is detected; the response is applied immediately and held for the duration of the timer, then removed (if the stimulus has been removed)
- 0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed

### CS\_S1\_TD<2:0>: Stimulus 1 t<sub>STIM DEL</sub> Value Determination bits

000 = 0 ms 001 = 1 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms 101 = 40 ms 110 = 80 ms 111 = 100 ms

bit 5-3

### bit 2-0 CS\_STIM1<2:0>: Stimulus 1 Usage Determination bits

Determines the Stimulus 1 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the  $D_{POUT}$  pin. This setting cannot be used for the  $D_{MOUT}$  port.

- 000 = V<sub>BUS</sub> voltage is ready to be applied before port power switch is closed; next stimulus will not wait for this to be removed
- 001 = D<sub>POUT</sub> voltage is greater than the threshold (CS\_S1\_TH)
- 010 = Window comparator; D<sub>POUT</sub> voltage is lower than the threshold (CS\_S1\_TH) and D<sub>POUT</sub> voltage is greater than the fixed threshold
- 011 =  $D_{MOUT}$  voltage is greater than the threshold (CS\_S1\_TH)
- 100 = Do not use
- 101 = Do not use
- 110 =  $D_{POUT}$  voltage is greater than the threshold (CS\_S1\_TH)
- 111 = V<sub>BUS</sub> voltage is present after port power switch is closed; next stimulus will not wait for this to be removed

#### REGISTER 10-37: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 42h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	CS_S1_R	1MAG<3:0>		CS_S1_R1<3:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimplemented bit				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkr			known	

#### bit 7-4 CS\_S1\_R1MAG<3:0>: Stimulus 1 Response Magnitude bits

Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as 'Do not use' will not be accepted. The data will not be updated and the settings will remain set at the previous value.

#### For CS\_S1\_R1 Settings 0000-0011:

The response is a voltage applied on the  $D_{POUT}/D_{MOUT}$  pins. The CS\_S1\_R1MAG<3:0> bits specify the voltage relative to ground.

0000	= Pull-down	0110 <b>= 600 mV</b>	1100 = 1800 mV
0001	= 400 mV	0111 <b>= 700 mV</b>	1101 <b>= 2000 mV</b>
0010	= 400 mV	1000 <b>= 800 mV</b>	1110 = 2200 mV
0011	= 400 mV	1001 <b>= 900 mV</b>	1111 = Do not use
0100	= 400 mV	1010 <b>= 1400 mV</b>	
0101	= 500 mV	1011 <b>= 1600 mV</b>	
0011 0100	= 400 mV = 400 mV	1001 = 900 mV 1010 = 1400 mV	

#### For CS\_S1\_R1 Settings 0100, 0111, 1101-1111:

The response is a resistor connected on  $D_{POUT}/D_{MOUT}$  to GND or  $V_{BUS}$ . The CS\_S1\_R1MAG<3:0> bits specify the resistor value.

$0000 = 1.8 \mathrm{k}\Omega$	0110 <b>= 40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = <b>10 k</b> Ω	0111 <b>= 43 k</b> Ω	1101 <b>= 120 k</b> Ω
0010 = <b>15 k</b> Ω	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 <b>= 20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 <b>= 30 k</b> Ω	1011 <b>= 80 k</b> Ω	

#### For CS\_S1\_R1 Settings 0110, 1001, 1100:

The response is a voltage divider applied from  $V_{BUS}$  to GND with the 'center' at  $D_{POUT}/D_{MOUT}$ . The CS\_S1\_R1MAG<3:0> bits specify the minimum resistance of the voltage divider (sum of R1 + R2).

0000 <b>= 93 k</b> Ω	0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = 100 k $\Omega$	0111 <b>= 200 k</b> Ω	1101 <b>= 200 k</b> Ω
0010 <b>= 125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 <b>= 200 k</b> Ω
0011 <b>= 150 k</b> Ω	1001 <b>= 100 k</b> Ω	1111 = Do not use
0100 <b>= 200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 <b>= 200 k</b> Ω	1011 <b>= 150 k</b> Ω	

- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

#### REGISTER 10-37: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 2 REGISTER (ADDRESS 42h) (CONTINUED)

- bit 3-0 CS\_S1\_R1<3:0>: Stimulus 1 Response Definition bits
  - 0000 = Removes previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
  - 0001 = Applies voltage on  $D_{POUT}$
  - 0010 = Applies voltage on  $D_{MOUT}^{(2)}$
  - 0011 = Applies voltage on  $D_{POUT}$  and  $D_{MOUT}$  (1)
  - 0100 = Connects resistor from  $D_{POUT}$  to  $GND^{(1)}$
  - 0101 = Do not use
  - 0110 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$ <sup>(1)</sup>
  - 0111 = Connects resistor from  $D_{MOUT}$  to  $GND^{(2)}$
  - 1000 = Do not use
  - 1001 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{MOUT}$ <sup>(2)</sup>
  - 1010 = Connects  $\leq$  200 $\Omega$  resistor from D\_POUT to D\_MOUT
  - 1011 = Do not use
  - 1100 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$  and  $D_{MOUT}$
  - 1101 = Connects resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND
  - $1110 = If CS\_STIM1<2:0> = 000, the 15 k\Omega pull-down resistors applied to D_{POUT} and D_{MOUT} during emulation Reset are not removed. If CS\_STIM1<2:0> = 111, the 15 k\Omega pull-down resistors applied to D_{POUT} and D_{MOUT} during emulation Reset are removed. For all other CS\_STIM1<2:0> settings, whatever was applied is not changed.$
  - 1111 = Same as '1110' definition above
- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-38: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 3 REGISTER (ADDRESS 43h)<sup>(1)</sup>

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	— CS_S1_PUPD<1:0>				CS_S1_T	<sup>-</sup> H<3:0>				
bit 7							bit 0			
Legend:										
R = Read	lable bit	W = Writable b	pit	U = Unimplem	ented bit					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is un	known			
bit 7-6	Unimplemer	nted: Read as '0'								
bit 5-4	CS S1 PUP	D<1:0>: Stimulus	s 1 Pull-Down (	Current Magnitud	de bits					
	decode is giv 00 = 10 μA 01 = 50 μA 10 = 100 μA 11 = 150 μA	oonse is to apply a ven below.								
bit 3-0	•	CS_S1_TH<3:0>: Stimulus 3 Threshold Value Definition bits								
		Defines the threshold value, as shown below, for the specified stimulus. If the stimulus V <sub>BUS</sub> voltage is								
	•	pplied or applied	(i.e., CS_STIM	/1<2:0> = 000b	or 111b), the t	threshold value	e is ignored.			
	0000 = 400 r 0001 = 400 r									
	0010 <b>= 400</b> r									
	0011 <b>= 300</b> r									
	0100 <b>= 400</b> r									
	0101 <b>= 500</b> r									
	0110 = 600 r 0111 = 700 r									
	1000 <b>= 800</b> r									
		1000 = 900  mV								
		1010 <b>= 1400 mV</b>								
	1011 = 1600									
	1100 = <b>1800</b> 1101 = <b>2000</b>									
	1101 = 2000 1110 = 2200									
	1111 = Do no									
Note 1.	The Legacy cha	rger emulation or	ofiles do not us	se these settings	Whenevera	l egacy charge	er emulation			

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-39: CUSTOM EMULATION STIMULUS 1 CONFIGURATION 4 REGISTER (ADDRESS 44h)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—		—	—	—	CS_S1_RATIO<2:0>				
bit 7 bit 0									
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplem	ented bit				

'0' = Bit is cleared

bit 7-3 **Unimplemented:** Read as '0'

-n = Value at POR

'1' = Bit is set

bit 2-0 **CS\_S1\_RATIO<2:0>:** Stimulus 1 Voltage Divider Ratio bits Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., CS\_S1\_R1<3:0> = 0110b, 1001b or 1100b). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.6 110 = 0.66 111 = Do not use

**Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

x = Bit is unknown

## REGISTER 10-40: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 1 REGISTER (ADDRESS 45h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	CS_S2TYPE	CS_S2_TD<2:0>		0>	CS_STIM2<2:0		>
bit 7		•					bit 0
Legend:							
R = Readal	ble bit	W = Writable b	bit	U = Unimplem	nented bit		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unl	known
bit 7	Unimplemente	ed: Read as '0'					
bit 6	CS_S2TYPE: S	Stimulus 2 Time	r Behavior Det	ermination bit			
	response i has been r	s applied immed removed)	liately and held	e response is a d for the duration the stimulus is c	of the timer, th	ien removed (i	f the stimulus
bit 5-3	CS_S2_TD<2:	<b>0&gt;:</b> Stimulus 2 t	STIM_DEL Value	e Determination	bits		
	000 = 0 ms 001 = 1 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms 101 = 40 ms 110 = 80 ms 111 = 100 ms						
bit 2-0	CS_STIM2<2:0	<b>)&gt;:</b> Stimulus 2 L	Jsage Determi	nation bits			
		tion is fixed at 40		nown below. Not y applies to the [			
	000 = V <sub>BUS</sub> vo for this t	Itage is ready to o be removed (	default)	fore port power s		d; next stimulu	s will not wait
	010 = Window greater	comparator; D than the fixed th	<sub>POUT</sub> voltage reshold	is less than the	e threshold (S	1_TH) and D <sub>f</sub>	<sub>POUT</sub> voltage
	011 = D <sub>MOUT</sub> V 100 = Do not u 101 = Do not u	ise	er than the thre	shold (CS_S2_1	ΓH)		
	110 = D <sub>POUT</sub> v	oltage is greate is present after		shold (CS_S2_1 r switch is close		is will not wait	for this to be

#### REGISTER 10-41: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 46h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	CS_S2_R	2MAG<3:0>		CS_S2_R2<3:0>					
bit 7				·			bit 0		
Legend:									
R = Readable b	= Readable bit W = Writable bit			U = Unimplemented bit					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			known		

#### bit 7-4 CS\_S2\_R2MAG<3:0>: Stimulus 2 Response Magnitude bits

Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.

#### For CS\_S2\_R2 Settings 0000-0011:

The response is a voltage applied on the  $D_{POUT}/D_{MOUT}$  pins. The CS\_S2\_R2MAG bits specify the voltage relative to ground.

0000 = Pull Down	0110 = 600 mV	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 = 700 mV	1101 = 2000 mV
0010 = <b>400 mV</b>	1000 = 800 mV	1110 = 2200 mV
0011 = 400 mV	1001 = 900 mV	1111 = Do not use
0100 = 400 mV	1010 = <b>1400 mV</b>	
0101 = <b>500 mV</b>	1011 = <b>1600 mV</b>	

#### For CS\_S2\_R2 Settings 0100, 0111, 1101-1111:

The response is a resistor connected on  $D_{POUT}/D_{MOUT}$  to GND or  $V_{BUS}$ . The CS\_S2\_R2MAG bits specify the resistor value.

0000 = <b>1.8</b> kΩ	0110 <b>= 40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = $10 k\Omega$	0111 <b>= 43 k</b> Ω	1101 <b>= 120 k</b> Ω
0010 = $15 k\Omega$	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 <b>= 30 k</b> Ω	1011 <b>= 80 k</b> Ω	

#### For CS\_S2\_R2 Settings 0110, 1001, 1100:

The response is a voltage divider applied from  $V_{BUS}$  to GND with "center" at  $D_{POUT}/D_{MOUT}$ . The CS\_S2\_R2MAG bits specify the minimum resistance of the voltage divider (Sum of R1 + R2):

0000 <b>= 93 k</b> Ω	0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = <b>100 k</b> Ω	0111 <b>= 200 k</b> Ω	1101 <b>= 200 k</b> Ω
0010 <b>= 125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 <b>= 200 k</b> Ω
0011 = <b>150 k</b> Ω	1001 <b>= 100 k</b> Ω	1111 = Do not use
0100 <b>= 200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 <b>= 200 k</b> Ω	1011 <b>= 150 k</b> Ω	

- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

#### REGISTER 10-41: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 2 REGISTER (ADDRESS 46h) (CONTINUED)

- bit 3-0 CS\_S2\_R2<3:0>: Stimulus 2 Response Definition bits
  - 0000 = Removes previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
  - 0001 = Applies voltage on  $D_{POUT}$
  - 0010 = Applies voltage on  $D_{MOUT}^{(2)}$
  - 0011 = Applies voltage on D<sub>POUT</sub> and D<sub>MOUT</sub>
  - 0100 = Connects resistor from  $D_{POUT}$  to  $GND^{(1)}$
  - 0101 = Do not use
  - 0110 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}^{(1)}$
  - 0111 = Connects resistor from  $D_{MOUT}$  to  $GND^{(2)}$
  - 1000 **= Do not use**
  - 1001 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{MOUT}$ <sup>(2)</sup>
  - 1010 = Connects  $\leq$  200 $\Omega$  resistor from D\_POUT to D\_MOUT
  - 1011 = Do not use
  - 1100 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$  and  $D_{MOUT}$
  - 1101 = Connects resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND
  - $1110 = If CS\_STIM2<2:0> = 000, the 15 k\Omega pull-down resistors applied to D_{POUT} and D_{MOUT} during emulation Reset are not removed. If CS\_STIM2<2:0> = 111, the 15 k\Omega pull-down resistors applied to D_{POUT} and D_{MOUT} during emulation Reset are removed. For all other CS\_STIM2<2:0> settings, whatever was applied is not changed.$
  - 1111 = Same as '1110' definition above
- Note 1: If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

# REGISTER 10-42: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 3 REGISTER (ADDRESS 47h)<sup>(1)</sup>

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	— CS_S2_PUPD<1:0>				CS_S2_	TH<3:0>	
bit 7	÷						bit 0
Legend:							
R = Read	able bit	W = Writable b	bit	U = Unimplem	ented bit		
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is un	known
					icu		KIIOWII
bit 7-6	Unimplemen	ted: Read as '0'					
bit 5-4	CS S2 PUPI	D<1:0>: Stimulus	s 2 Pull-Down (	Current Magnitud	e bits		
		onse is to apply a		current applied one voltage magni			
bit 3-0	CS S2 TH<3	3:0>: Stimulus 2	Threshold Valu	e Definition bits			
	Defines the th	nreshold value, a pplied or applied nV nV nV nV nV nV nV nV mV mV mV mV mV mV mV mV	s shown below	n, for the specified 12<2:0> = 000b			

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-43: CUSTOM EMULATION STIMULUS 2 CONFIGURATION 4 REGISTER (ADDRESS 48h)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_	—	—	—	CS_S2_RATIO<2:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit				

bit 7-3 Unimplemented: Read as '0'

bit 2-0 **CS\_S2\_RATIO<2:0>:** Stimulus 2 Voltage Divider Ratio bits Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e.,  $CS_S2_R2<3:0> = 0110b, 1001b \text{ or } 1100b$ ). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.6 110 = 0.66111 = D0 not use

**Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

## REGISTER 10-44: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 1 REGISTER (ADDRESS 49h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	CS_S3TYPE	(	CS_S3_TD<2	:0>	0	CS_STIM3<2:0	>
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7	Unimplemented	<b>1: Read as</b> '0'					
bit 6	CS_S3TYPE: Stimulus 3 Timer Behavior Determination bit						
	1 = The stimulu response is has been re	applied immedi	•	e response is ap for the duration of	•		

0 = The stimulus timer is a delay from when the stimulus is detected until the response is performed

#### CS\_S3\_TD<2:0>: Stimulus 3 t<sub>STIM DEL</sub> Value Determination bits

000 = 0 ms 001 = 1 ms 010 = 5 ms 011 = 10 ms 100 = 20 ms 101 = 40 ms 110 = 80 ms 111 = 100 ms

bit 5-3

#### bit 2-0 CS\_STIM3<2:0>: Stimulus 3 Usage Determination bits

Determines the Stimulus 3 that is used as shown below. Note that the lower threshold for the window comparator option is fixed at 400 mV and only applies to the  $D_{POUT}$  pin. This setting cannot be used for the  $D_{MOUT}$  port.

- 000 = V<sub>BUS</sub> voltage is ready to be applied before port power switch is closed; next stimulus will not wait for this to be removed (default)
- 001 = D<sub>POUT</sub> voltage is greater than the threshold (CS\_S3\_TH)
- 010 = Window comparator; D<sub>POUT</sub> voltage is lower than the threshold (CS\_S3\_TH) and D<sub>POUT</sub> voltage greater than the fixed threshold
- 011 =  $D_{MOUT}$  voltage is greater than the threshold (CS\_S3\_TH)
- 100 = Do not use
- 101 = Do not use
- 110 = D<sub>POUT</sub> voltage is greater than the threshold (CS\_S3\_TH)
- 111 = Voltage is present after the port power switch is closed; next stimulus will not wait for this to be removed.

#### REGISTER 10-45: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 4Ah)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CS_S3_R	3MAG<3:0>			CS_S3_F	R3<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplem	ented bit		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unl	known

#### bit 7-4 CS\_S3\_R3MAG<3:0>: Stimulus 3 Response Magnitude bits

Determines the magnitude of the response to the stimulus. The bit decode changes meaning based on which response was selected. Data written to any field that is identified as "Do not use" will not be accepted. The data will not be updated and the settings will remain set at the previous value.

#### For CS\_S3\_R3 Settings 0000-0011:

The response is a voltage applied on the  $D_{POUT}/D_{MOUT}$  pins. The CS\_S3\_R3MAG<3:0> bits specify the voltage relative to ground.

0000 = Pull-down	0110 <b>= 600 mV</b>	1100 = <b>1800 mV</b>
0001 = 400 mV	0111 <b>= 700 mV</b>	1101 = 2000 mV
0010 = 400 mV	1000 <b>= 800 mV</b>	1110 = 2200 mV
0011 = 400 mV	1001 <b>= 900 mV</b>	1111 = Do not use
0100 = 400 mV	1010 <b>= 1400 mV</b>	
0101 = 500 mV	1011 <b>= 1600 mV</b>	

#### For CS\_S3\_R3 Settings 0100, 0111, 1101-1111:

The response is a resistor connected on  $D_{POUT}/D_{MOUT}$  to GND or  $V_{BUS}$ . The CS\_S3\_R3MAG<3:0> bits specify the resistor value.

0000 = <b>1.8</b> kΩ	0110 <b>= 40 k</b> Ω	1100 <b>= 100 k</b> Ω
0001 = $10 k\Omega$	0111 <b>= 43 k</b> Ω	1101 <b>= 120 k</b> Ω
0010 = <b>15 k</b> Ω	1000 <b>= 50 k</b> Ω	1110 <b>= 150 k</b> Ω
0011 = <b>20 k</b> Ω	1001 <b>= 60 k</b> Ω	1111 = Do not use
0100 <b>= 25 k</b> Ω	1010 <b>= 75 k</b> Ω	
0101 = <b>30 k</b> Ω	1011 <b>= 80 k</b> Ω	

#### For CS\_S3\_R3 Settings 0110, 1001, 1100:

The response is a voltage divider applied from  $V_{BUS}$  to GND with the 'center' at  $D_{POUT}/D_{MOUT}$ . The CS\_S3\_R3MAG<3:0> bits specify the minimum resistance of the voltage divider (sum of R1 + R2).

0000 <b>= 93 k</b> Ω	0110 <b>= 200 k</b> Ω	1100 <b>= 200 k</b> Ω
0001 = 100 k $\Omega$	0111 <b>= 200 k</b> Ω	1101 <b>= 200 k</b> Ω
0010 = <b>125 k</b> Ω	1000 <b>= 93 k</b> Ω	1110 <b>= 200 k</b> Ω
0011 = <b>150 k</b> Ω	1001 <b>= 100 k</b> Ω	1111 = Do not use
0100 <b>= 200 k</b> Ω	1010 <b>= 125 k</b> Ω	
0101 <b>= 200 k</b> Ω	1011 <b>= 150 k</b> Ω	

- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

#### REGISTER 10-45: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 2 REGISTER (ADDRESS 4Ah) (CONTINUED)

- bit 3-0 CS\_S3\_R3<3:0>: Stimulus 3 Response Definition bits
  - 0000 = Removes previous response on D<sub>POUT</sub> and D<sub>MOUT</sub>
  - 0001 = Applies voltage on  $D_{POUT}$
  - 0010 = Applies voltage on  $D_{MOUT}^{(2)}$
  - 0011 = Applies voltage on  $D_{POUT}$  and  $D_{MOUT}$  (1)
  - 0100 = Connects resistor from  $D_{POUT}$  to  $GND^{(1)}$
  - 0101 = Do not use
  - 0110 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$ <sup>(1)</sup>
  - 0111 = Connects resistor from  $D_{MOUT}$  to  $GND^{(2)}$
  - 1000 = Do not use
  - 1001 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{MOUT}$ <sup>(2)</sup>
  - 1010 = Connects  $\leq$  200 $\Omega$  resistor from D<sub>POUT</sub> to D<sub>MOUT</sub>
  - 1011 = Do not use
  - 1100 = Connects voltage divider from  $V_{BUS}$  to GND with 'center' at  $D_{POUT}$  and  $D_{MOUT}$
  - 1101 = Connects resistor from  $D_{POUT}$  to GND and  $D_{MOUT}$  to GND
  - 1110 = If CS\_STIM3<2:0> = 000, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during emulation Reset are not removed. If CS\_STIM3<2:0> = 111, the 15 k $\Omega$  pull-down resistors applied to D<sub>POUT</sub> and D<sub>MOUT</sub> during emulation Reset are removed. For all other CS\_STIM3<2:0> settings, whatever was applied is not changed.
  - 1111 = Same as '1110' definition above
- **Note 1:** If STIM1<2:0> = 000b and no other response was applied to the  $D_{POUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{POUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{POUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.
  - 2: If STIM1<2:0> = 000b and no other response was applied to the  $D_{MOUT}$  pin, the 15 k $\Omega$  pull-down resistor applied to the  $D_{MOUT}$  pin during emulation Reset is not removed. Otherwise, the previous response is left on the  $D_{MOUT}$  pin (if applicable) or the 15 k $\Omega$  pull-down resistor is removed.

## REGISTER 10-46: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 3 REGISTER (ADDRESS 4Bh)<sup>(1)</sup>

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	CS_S3_P	UPD<1:0>	CS_S3_TH<3:0>			
bit 7	·			·			bit 0
Legend:							
R = Read	able bit	W = Writable I	bit	U = Unimplem	ented bit		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is un	known
bit 7-6	Unimplemer	nted: Read as '0'					
bit 5-4	•	<b>PD&lt;1:0&gt;:</b> Stimulu		Current Magnitud	le bits		
	decode is as 00 = 10 μA 01 = 50 μA 10 = 100 μA 11 = 150 μA						
bit 3-0	•	3:0>: Stimulus 3	Threshold Valu	e Definition bits			
	Defines the t	hreshold value, a	is shown below	, for the specifie	d stimulus. If th	ne stimulus V <sub>F</sub>	<sub>SUS</sub> voltage is
	•	applied or applied	(i.e., CS_STIN	//3<2:0> = 000b	or 111b), the t	threshold valu	e is ignored.
	0000 = 400 1						
	0001 = 400						
	0010 = 400 I 0011 = 300 I						
	0011 = 3001						
	0101 = 500 1						
	0110 <b>= 600 i</b>	mV					
	0111 <b>= 700 i</b>						
	1000 <b>= 800 i</b>						
	1001 = 900						
	1010 = 1400						
	1011 = <b>1600</b> 1100 = <b>1800</b>						
	1100 <b>= 1800</b> 1101 <b>= 2000</b>						
	1110 <b>= 2000</b>						
	1111 <b>= Do n</b>						
Note 1:	The Legacy cha	rger emulation p	ofiles do not us	se these settings	Whenever a	l egacy charge	er emulation

**Note 1:** The Legacy charger emulation profiles do not use these settings. Whenever a Legacy charger emulation profile is applied within the DCE Cycle, these controls will not be updated and should be ignored. These settings are only used by the BC1.2 CDP and DCP charger emulation profiles.

## REGISTER 10-47: CUSTOM EMULATION STIMULUS 3 CONFIGURATION 4 REGISTER (ADDRESS 4Ch)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CS_	S3_RATIO<2	::0>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit		

'0' = Bit is cleared

bit 7-3 **Unimplemented:** Read as '0'

'1' = Bit is set

-n = Value at POR

bit 2-0 **CS\_S3\_RATIO<2:0>:** Stimulus 3 Voltage Divider Ratio bits Determines the voltage divider ratio, as shown below, when the stimulus response is set to connect a voltage divider (i.e., CS\_S3\_R3<3:0> = 0110b, 1001b or 1100b). 000 = 0.25 001 = 0.33 010 = 0.4 011 = 0.5 100 = 0.54 101 = 0.6 110 = 0.66 111 = Do not use

**Note 1:** The BC1.2 DCP and CDP charger emulation profiles do not use this control. Whenever the BC1.2 CDP or DCP charger emulation profile is applied, these controls will not be updated and should be ignored. These settings are only used by the Legacy charger emulation profiles.

x = Bit is unknown

### 10.14 Current-Limiting Behavior Configuration Registers

Name	Bits	Address	Cof	Default
Applied Current-Limiting Behavior	8	50h	R	82h
Custom Current-Limiting Behavior Configuration	8	51h	R/W	82h

#### 10.14.1 APPLIED CURRENT-LIMITING BEHAVIOR REGISTER

The Applied Current-Limiting Behavior register stores the values used by the applied Current-Limiting mode (Trip or CC) when the custom settings are not used. The contents of this register are updated automatically when charger emulation is completed.

#### REGISTER 10-48: APPLIED CURRENT-LIMITING BEHAVIOR REGISTER (ADDRESS 50h)<sup>(1)</sup>

R-1	R-0	U-0	R-0	R-0	R-0	R-1	R-0
SEL_VBUS	_MIN<1:0> <sup>(1)</sup>	—	SE	L_R2_IMIN<2:0	<sub>&gt;</sub> (1)	RESE	RVED
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	SEL_VBUS_MIN<1:0>: V <sub>BUS_MIN</sub> Voltage Definition bits
	00 = 1.5V
	01 = 1.75V
	10 <b>= 2.0V</b>
	11 <b>= 2.25V</b>
bit 5	Unimplemented: Read as '0'
bit 4-2	SEL_R2_IMIN<2:0>: I <sub>BUS_R2MIN</sub> Current Definition bits
	000 = <b>120 mA</b>
	001 <b>= 570 mA</b>
	010 = 1000 mA
	011 <b>= 1350 mA</b>
	100 <b>= 1680 mA</b>
	101 <b>= 2050 mA</b>
bit 1-0	Reserved: Do not change

Note 1: The values specified in this register are typical.

#### 10.14.2 CUSTOM CURRENT-LIMITING BEHAVIOR CONFIGURATION REGISTER

The Custom Current Limiting Behavior Configuration Register allows programming of current limit parameters. These controls are used when a portable device handshakes using the Legacy charger emulation profiles (except Legacy 2), the custom charger emulation profile or does not handshake as a dedicated charger (i.e., a power thief).

The contents of this register are retained in Sleep.

## REGISTER 10-49: CUSTOM CURRENT-LIMITING BEHAVIOR CONFIGURATION REGISTER (ADDRESS 51h)<sup>(1)</sup>

R/W-1	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0
CS_VBUS_MIN<1:0> —			C	S_R2_IMIN<2:0	RESERVED		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 CS\_VBUS\_MIN<1:0>: Custom V<sub>BUS\_MIN</sub> Voltage Definition bits

Note that V<sub>BUS\_MIN</sub> is checked even when operating with Trip Current Limiting. 00 = 1.5V 01 = 1.75V 10 = 2.0V 11 = 2.25V

#### bit 5 Unimplemented: Read as '0'

#### bit 4-2 CS\_R2\_IMIN<2:0>: Custom I<sub>BUS R2MIN</sub> Threshold Definition bits

The default is 120 mA. This value is used under the following conditions: when a portable device handshakes using the Legacy charger emulation profiles (except Legacy 2), the custom charger emulation profile or when it does not handshake in DCE Cycle (i.e., a power thief). Under these conditions, the Current-Limiting mode is determined by the relative value of  $I_{BUS}$  R2MIN and  $I_{LIM}$ . When  $I_{BUS}$  R2MIN  $\leq I_{LIM}$  or  $I_{LIM} > 1.68A$ , Trip Current-Limiting mode is used; otherwise, CC mode is used.

Define the I<sub>BUS R2MIN</sub> current as follows:

000 = 120 mA 001 = 570 mA 010 = 1000 mA 011 = 1350 mA 100 = 1680 mA 101 = 2050 mA

bit 1-0 Reserved: Do not change

Note 1: The values specified in this register are typical.

#### 10.15 Product ID Register

Name	Bits	Address	Cof	Default
Product ID	8	FDh	R	4Eh

The Product ID register stores a unique 8-bit value that identifies the UCSXXXX Device Family.

#### 10.16 Manufacturer ID Register

Name	Bits	Address	Cof	Default
Manufacturer ID	8	FEh	R	5Dh

The Manufacturer ID register stores a unique 8-bit value that identifies Microchip Technology Inc.

#### 10.17 Revision Register

3								
Name	Bits	Address	Cof	Default				
Revision	8	FFh	R	82h				

The Revision register stores an 8-bit value that represents the part revision.

## 11.0 UCS1003-1 COMMUNICATIONS

### 11.1 Operating Mode

The UCS1003-1 can operate in SMBus mode (see Section 11.2 "SMBus Operating Mode") or Stand-Alone mode (see Section 11.3 "Stand-Alone Operating Mode"). The resistor on the COMM\_SEL/I<sub>LIM</sub> pin determines the operating mode and the hardware I<sub>LIM</sub> setting, as shown in Table 11-1. Unless connected to GND or V<sub>DD</sub>, the resistors in Table 11-1 are pull-down resistors.

Note: If it is necessary to connect the COMM\_SEL/I<sub>LIM</sub> pin to  $V_{DD}$  via a pull-up resistor, it is recommended that this resistor value not exceed 100 k $\Omega$ .

TABLE 11-1:	UCS1003-1 COMMUNICATION MODE AND ILIM SELECTION
-------------	---

Selection Resistor ±5%	I <sub>LIM</sub> Setting <sup>(1)</sup>	Communications Mode
GND	570 mA	SMBus – see Section 11.2.1.2
10 kΩ pull-down	1000 mA	SMBus – see Section 11.2.1.2
12 kΩ pull-down	1130 mA	SMBus – see Section 11.2.1.2
15 kΩ pull-down	1350 mA	SMBus – see Section 11.2.1.2
18 kΩ pull-down	1680 mA	SMBus – see Section 11.2.1.2
22 kΩ pull-down	2050 mA	SMBus – see Section 11.2.1.2
27 kΩ pull-down	2280 mA	SMBus – see Section 11.2.1.2
33 kΩ pull-down	2850 mA (3000 mA maximum)	SMBus – see Section 11.2.1.2
47 kΩ pull-down	570 mA	Stand-Alone mode
56 kΩ pull-down	1000 mA	Stand-Alone mode
68 kΩ pull-down	1130 mA	Stand-Alone mode
82 kΩ pull-down	1350 mA	Stand-Alone mode
100 kΩ pull-down	1680 mA	Stand-Alone mode
120 kΩ pull-down	2050 mA	Stand-Alone mode
150 kΩ pull-down	2280 mA	Stand-Alone mode
$V_{DD}$ (If a pull-up resistor is used, its value must not exceed 100 k $\Omega$ .)	2850 mA (3000 mA maximum)	Stand-Alone mode

Note 1: Unless otherwise indicated, the values specified in this column are the typical I<sub>LIM</sub> in the Table 1-2.

### 11.2 SMBus Operating Mode

When the COMM\_SEL/I<sub>LIM</sub> pin is connected directly to ground, or though a pull-down resistor with a value of 33 k $\Omega$  or below as listed in Table 11-1, the UCS1003-1 communicates via the SMBus or I<sup>2</sup>C communication protocols.

- **Note 1:** Upon power-up, the UCS1003-1 will not respond to any SMBus communications for 5.5 ms. After this time, full functionality is available.
  - 2: When in the Sleep state, the first SMBus read command sent to the UCS1003-1 device address will wake it. Any data sent to the UCS1003-1 will be ignored and any data read from the UCS1003-1 should be considered invalid. The UCS1003-1 will be fully functional 3 ms after this first read command is sent. See Section 5.1.2 "Sleep State Operation".

#### 11.2.1 SYSTEM MANAGEMENT BUS

In SMBus mode, the UCS1003-1 communicates with a host controller. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 11-1. Stretching of the SMCLK signal is supported; however, the UCS1003-1 will not stretch the clock signal.




FIGURE 11-1: SMBus Timing Diagram.

#### 11.2.1.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus data line from a logic '1' state to a logic '0' state while the SMBus clock line is in a logic '1' state.

#### 11.2.1.2 SMBus Address and RD/WR Bit

The SMBus address byte consists of the 7-bit client address followed by the RD/ $\overline{WR}$  indicator bit. If this RD/ $\overline{WR}$  bit is a logic '0', the SMBus host is writing data to the client device. If this RD/ $\overline{WR}$  bit is a logic '1', the SMBus host is reading data from the client device.

The SMBus address is determined based on the resistor connected on the SEL pin, as shown in Table 11-2.

Note: If it is necessary to connect the SEL pin to  $V_{DD}$  via a resistor, the pull-up resistor may be any value up to 100 k $\Omega$ .

Resistor (±5%)	PWR_EN Polarity	SMBus Address
GND	Active-Low	1010_111 (R/W)
10 kΩ pull-down	Active-Low	1010_110 (R/W)
12 kΩ pull-down	Active-Low	1010_101 ( <b>R/W</b> )
15 kΩ pull-down	Active-Low	1010_100 ( <b>R/W</b> )
18 kΩ pull-down	Active-Low	0110_000 (R/W)
22 kΩ pull-down	Active-Low	0110_001 ( <b>R/W</b> )
27 kΩ pull-down	Active-Low	0110_010 (R/W)
33 kΩ pull-down	Active-Low	0110_011 (R/W)
47 kΩ pull-down	Active-High	0110_011 ( <b>R/W</b> )
56 kΩ pull-down	Active-High	0110_010 ( <b>R/W</b> )
68 kΩ pull-down	Active-High	0110_001 (R/W)
82 kΩ pull-down	Active-High	0110_000 (R/W)
100 kΩ pull-down	Active-High	1010_100 ( <b>R/W</b> )
120 kΩ pull-down	Active-High	1010_101 ( <b>R/W</b> )
150 kΩ pull-down	Active-High	1010_110 ( <b>R/W</b> )
$V_{DD}$ (If a pull-up resistor is used, its value must not exceed 100 k $\Omega$ )	Active-High	1010_111 (R/W)

#### TABLE 11-2: SEL PIN DECODE

#### 11.2.1.3 SMBus Data Bytes

All SMBus data bytes are sent Most Significant bit (MSb) first and composed of eight bits of information.

#### 11.2.1.4 SMBus ACK and NACK Bits

The SMBus client will Acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus data line low after the eighth bit of each byte that is transmitted. This applies to both the write byte and block write protocols.

By holding the SMBus data line high after the eighth data bit has been sent, the host will NACK (not Acknowledge) the last data byte to be received from the client. For the block read protocol, the host will ACK each data byte that it receives, except the last data byte.

#### 11.2.1.5 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the UCS1003-1 detects an SMBus Stop bit, and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

#### 11.2.1.6 SMBus Time-out and Idle Reset

The UCS1003-1 includes an SMBus time-out feature. If the clock is held at logic '0' for  $t_{TIMEOUT}$ , the device can time-out and reset the SMBus interface. The SMBus interface can also reset if both the clock and data lines are held at a logic '1' for  $t_{IDLE\_RESET}$ . Communication is restored with a Start condition. This

functionality defaults to disabled and can be enabled by clearing the DIS\_TO bit in the Emulation Configuration register (Register 10-9).

### 11.2.2 SMBUS AND I<sup>2</sup>C COMPATIBILITY

The major differences between SMBus and  $I^2C$  devices are highlighted in this section. For more information, refer to the SMBus 2.0 and  $I^2C$  specifications.

- UCS1003-1 supports I<sup>2</sup>C Fast mode at 400 kHz. This covers the SMBus maximum time of 100 kHz.
- Minimum frequency for SMBus communications is 10 kHz.
- The SMBus client protocol will reset if the clock is held at a logic '0' for longer than 30 ms. This timeout functionality is disabled by default in the UCS1003-1 and can be enabled by clearing the DIS\_TO bit. I<sup>2</sup>C does not have a time-out.
- Except when operating in Sleep mode, the SMBus client protocol will reset if both the clock and data lines are held at a logic '1' for longer than 200  $\mu$ s (Idle condition). This function is disabled by default in the UCS1003-1 device and can be enabled by clearing the DIS\_TO bit. I<sup>2</sup>C does not have an Idle condition.
- I<sup>2</sup>C devices do not support the Alert Response Address functionality (which is optional for SMBus).
- I<sup>2</sup>C devices support block read and write differently. I<sup>2</sup>C protocol allows for an unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte, indicating the number of bytes to read/write, is transmitted. The UCS1003-1 supports I<sup>2</sup>C formatting only.

### 11.2.3 SMBUS PROTOCOLS

The UCS1003-1 is SMBus 2.0 protocol-compatible and supports write byte, read byte, send byte and receive byte as valid protocols, as shown in the following sections.

All protocols in these sections use the convention in Table 11-3.

#### TABLE 11-3:PROTOCOL FORMAT

Data Sent to Device	Data Sent to the Host			
Data Sent	Data Sent			

#### 11.2.3.1 SMBus Write Byte

The write byte is used to write one byte of data to a specific register, as shown in Table 11-4.

#### TABLE 11-4:WRITE BYTE PROTOCOL

Start	Client Address	WR	ACK	Register Address	ACK	Register Data	ACK	Stop
1 ≥ 0	YYYY_YYY	0	0	XXh	0	XXh	0	0 ≥ 1

#### 11.2.3.2 SMBus Read Byte

The read byte protocol is used to read one byte of data from the registers, as shown in Table 11-5.

#### TABLE 11-5: READ BYTE PROTOCOL

Start	Client Address	WR	АСК	Register Address	ACK	Start	Client Address	RD	АСК	Register Data	NACK	Stop
$1 \ge 0$	YYYY_YYY	0	0	XXh	0	1 ≥ 0	YYYY_YYY	1	0	XXh	1	0 ≥ 1

#### 11.2.3.3 SMBus Send Byte

The send byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the send byte protocol, as shown in Table 11-6.

#### TABLE 11-6: SEND BYTE PROTOCOL

Start	Client Address	WR	ACK	Register Address	ACK	Stop
1 ≥ 0	YYYY_YYY	0	0	XXh	0	0 ≥ 1

#### 11.2.3.4 SMBus Receive Byte

The receive byte protocol is used to read data from a register when the Internal Register Address Pointer is known to be at the right location (e.g., set via send byte). This is used for consecutive reads of the same register, as shown in Table 11-7.

#### TABLE 11-7: RECEIVE BYTE PROTOCOL

Start	Client Address	RD	ACK	Register Data	NACK	Stop
1 ≥ 0	YYYY_YYY	1	0	XXh	1	0 ≥ 1

### 11.2.4 I<sup>2</sup>C PROTOCOLS

The UCS1003-1 supports  $I^2C$  block read and block write. The protocols listed below use the convention shown in Table 11-3.

#### 11.2.4.1 Block Write

The block write is used to write multiple data bytes to a group of contiguous registers, as shown in Table 11-8.

### TABLE 11-8: BLOCK WRITE PROTOCOL

Note: When using the block write protocol, the Internal Address Pointer will be automatically incremented after every data byte is received; it will wrap from FFh to 00h.

	Start	Client Address	WR	ACK	Register Address	ACK	Register Data	ACK
Ī	$1 \ge 0$	YYYY_YYY	0	0	XXh	0	XXh	0
	Register Data	ACK	Register Data	ACK		Register Data	ACK	Stop
l	XXh	0	XXh	0		XXh	0	0 ≥ 1

#### 11.2.4.2 Block Read

The block read is used to read multiple data bytes from a group of contiguous registers, as shown in Table 11-9.

Note: When using the block read protocol, the Internal Address Pointer will be automatically incremented after every data byte is received; it will wrap from FFh to 00h.

### TABLE 11-9: BLOCK READ PROTOCOL

Start	Client Address	WR	АСК	Register Address	АСК	Start	Client Address	RD	ACK	Register Data
<b>1</b> ≥ 0	YYYY_YYY	0	0	XXh	0	1 ≥ 0	YYYY_YYY	1	0	XXh
ACK	Register Data	ACK	Register Data	ACK	Register Data	ACK		Register Data	NACK	Stop
0	XXh	0	XXh	0	XXh	0		XXh	1	0 ≥ 1

### 11.3 Stand-Alone Operating Mode

Stand-Alone mode allows the UCS1003-1 to operate without active SMBus/I<sup>2</sup>C communications. Stand-Alone mode can be enabled by connecting a pull-down resistor, greater or equal to 47 k $\Omega$ , on the COMM\_SEL/I<sub>LIM</sub> pin, as shown in Table 11-1.

When the device is configured to operate in Stand-Alone mode, the Fault handling and Attach Detection controls are determined via the LATCH and S0 pins, as shown in Table 11-10. Note: If it is necessary to connect the S0 or LATCH pins to  $V_{DD}$  via a pull-up resistor, the pull-up resistor value should be 100 k $\Omega$  in order to ensure the  $V_{IH}$  specification. Similarly, if it is necessary to connect the S0 or LATCH pins to GND via a pull-down resistor, the pull-down resistor value should be 100 k $\Omega$  in order to ensure the  $V_{IL}$  specification.

#### TABLE 11-10: STAND-ALONE FAULT AND ATTACH DETECTION SELECTION

LATCH Pin	S0 Pin	Command			
Low	Low	No Attach Detection. Auto-recovery upon Error Detection.			
Low	High	Attach Detection in the Detect power state. Auto-recovery upon Error Detection.			
High	Low	No Attach Detection. Error states are latched and require host to change the PWR_EN control to recover from the Error state.			
High	High	Attach Detection in the Detect power state. Error states are latched and require host to change the PWR_EN control to recover from the Error state.			

**Note:** In the Stand-Alone operating mode, communications from and to the UCS1003-1 are limited to the PWR\_EN, EM\_EN, M2, M1, ALERT# and A\_DET# pins.

### 12.0 PACKAGING INFORMATION

### 12.1 Package Marking Information


### 20-Lead QFN (4x4 mm)







Legend	d: X Y WW NNN R <coo> @3 *</coo>	Device version Year code (last digit of calendar year) Week code (week of January 1 is week "01") Alphanumeric traceability code Revision Country of origin Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	will be car	nt the full Microchip part number cannot be marked on one line, it ried over to the next line, thus limiting the number of available for customer-specific information.



### APPENDIX A: REVISION HISTORY

### **Revision B (December 2015)**

The following is the list of modifications:

1. Updated Features to indicate EN/IEC 60950-1 (CB) certification.

### **Revision A (September 2014)**

• Original Release of this Document.

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NOXX	<u>K</u> [X] <sup>(1)</sup>		Example			
Device Packa	age Tape and Reel		a) UCS1	003-1-BP:	20-pin 4x4 QFN Lead-Free ROHS Compliant Package.	
			b) UCS1	003-1-BP-TR:	20-pin 4x4 QFN Lead-Free ROHS Compliant Package, Tape and Reel.	
Device:	UCS1003-1: UCS1003-2:	USB Port Power Controller with Charger Emulation USB Port Power Controller with Charger			el identifier only appears in the number description. This identi- or ordering purposes and is not e device package. Check with ip sales office for package	
	UCS1003-3:	Emulation USB Port Power Controller with Charger Emulation	Note 1:	catalog part fier is used for printed on th		
Package:	BP = 20-pin,	QFN Lead-Free ROHS Compliant Package		,	or the Tape and Reel option.	
Tape and Reel Option	<b>De and Reel Option:</b> Blank = Standard packaging (tube or tray) TR = Tape and Reel <sup>(1)</sup>					

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0075-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15