


CMOS, ±5 V/+5 V, 4 Ω, Single SPDT Switch ADG619-EP

FEATURES

14 Ω (maximum) on resistance 1.4 Ω (maximum) on-resistance flatness 2.7 V to 5.5 V single supply ±2.7 V to ±5.5 V dual supply **Rail-to-rail operation** 8-lead SOT-23 Typical power consumption ($<0.1 \mu$ W) **TTL-/CMOS-compatible inputs** Supports defense and aerospace applications (AQEC standard) Military temperature range: -55°C to +125°C **Controlled manufacturing baseline** One assembly and test site One fabrication site **Enhanced product change notification Qualification data available on request**

FUNCTIONAL BLOCK DIAGRAM



APPLICATIONS

Automatic test equipment Power routing Communication systems Data acquisition systems Sample-and-hold systems Avionics Relay replacement Battery-powered systems

GENERAL DESCRIPTION

The ADG619-EP is a monolithic, CMOS single-pole doublethrow (SPDT) switch.

The ADG619-EP offers a low on resistance of 4 Ω , which is matched to within 0.7 Ω between channels. These switches also provide low power dissipation, yet result in high switching speeds. The ADG619-EP exhibits break-before-make switching action, thus preventing momentary shorting when switching channels.

The ADG619-EP is available in an 8-lead SOT-23 package.

Additional application and technical information can be found in the ADG619 data sheet.

PRODUCT HIGHLIGHTS

- 1. Low on resistance (R_{ON}) : 4 Ω typical.
- 2. Dual ± 2.7 V to ± 5.5 V or single 2.7 V to 5.5 V supplies.
- 3. Low power dissipation.
- 4. Fast t_{ON}/t_{OFF} .
- 5. Tiny, 8-lead SOT-23 package.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Dual Supply	3

Single Supply	4
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7
Test Circuits	8
Outline Dimensions	10
Ordering Guide	10

REVISION HISTORY

11/10—Revision 0: Initial Version

SPECIFICATIONS

DUAL SUPPLY

 V_{DD} = +5 V ± 10%, V_{SS} = -5 V ± 10%, GND = 0 V. All specifications -55°C to +125°C, unless otherwise noted.

Table 1.

Parameter	+25°C	–55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V_{ss} to V_{DD}	V	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance (R _{on})	4		Ωtyp	$V_{s} = \pm 4.5 \text{ V}, I_{DS} = -10 \text{ mA}; \text{ see Figure 9}$
	6.5	10	Ωmax	
R_{ON} Match Between Channels (ΔR_{ON})	0.7		Ωtyp	$V_{s} = \pm 4.5 \text{ V}, I_{DS} = -10 \text{ mA}$
	1.1	1.45	Ωmax	
On-Resistance Flatness (R _{FLAT (ON)})	0.7		Ωtyp	$V_{s} = \pm 3.3 \text{ V}, I_{DS} = -10 \text{ mA}$
	1.35	1.6	Ωmax	
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, I _s (Off)	±0.01		nA typ	$V_{s} = \pm 4.5 V, V_{D} = \mp 4.5 V;$ see Figure 10
	±0.25	±3	nA max	
Channel On Leakage, I _n , I _s (On)	±0.01	-	nA typ	$V_s = V_D = \pm 4.5$ V; see Figure 11
	±0.25	±25	nA max	
DIGITAL INPUTS		-		
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INI}		0.8	V max	
Input Current, I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INI}$ or V_{INH}
		±0.1	µA max	
Digital Input Capacitance, C _{IN}	2		pF typ	
DYNAMIC CHARACTERISTICS ¹				
t _{on}	80		ns typ	$R_1 = 300 \Omega, C_1 = 35 pF$
	120	215	ns max	$V_s = 3.3 V$; see Figure 12
t _{off}	45		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
0.1	75	105	ns max	$V_s = 3.3 V$; see Figure 12
Break-Before-Make Time Delay, t _{BBM}	40		ns typ	$R_{\rm L} = 300 \Omega, C_{\rm L} = 35 \mathrm{pF}$
		10	ns min	$V_{51} = V_{52} = 3.3 \text{ V}$; see Figure 13
Charge Injection	110		pC typ	$V_s = 0 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 14
Off Isolation	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 15
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 16
Bandwidth –3 dB	190		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 17
C _s (Off)	25		pF typ	f = 1 MHz
C _D , C _s (On)	95		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I _{DD}	0.001		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	µA max	
I _{ss}	0.001		µA typ	Digital inputs = 0 V or 5.5 V
		1.0	µA max	

¹ Guaranteed by design, not subject to production test.

SINGLE SUPPLY

 V_{DD} = 5 V ± 10%, V_{SS} = 0 V, GND = 0 V. All specifications –55°C to +125°C, unless otherwise noted.

Table 2.

Parameter	+25°C	–55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V _{DD}	V	$V_{DD} = 4.5 V, V_{SS} = 0 V$
On Resistance (R _{on})	7	55	Ωtyp	$V_{s} = 0 V \text{ to } 4.5 V$, $I_{Ds} = -10 \text{ mA}$; see Figure 9
	10	14	Ωmax	
R _{on} Match Between Channels (ΔR _{on})	0.8		Ωtyp	$V_{s} = 0 V$ to 4.5 V, $I_{Ds} = -10 mA$
	1.1	1.4	Ωmax	
On-Resistance Flatness (R _{FLAT (ON)})	0.5		Ωtyp	$V_{s} = 1.5$ V to 3.3 V, $I_{DS} = -10$ mA
		1.4	Ωmax	
LEAKAGE CURRENTS				$V_{DD} = 5.5 V$
Source Off Leakage, I _s (Off)	±0.01		nA typ	$V_{s} = 1 V/4.5 V, V_{D} = 4.5 V/1 V$; see Figure 10
-	±0.25	±3	nA max	
Channel On Leakage, I _D , I _s (On)	±0.01		nA typ	$V_{s} = V_{D} = 1 V/4.5 V$; see Figure 11
	±0.25	±25	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INI}		0.8	V max	
Input Current, I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INI}$ or V_{INH}
		±0.1	µA max	
Digital Input Capacitance, C _{IN}	2		pF typ	
DYNAMIC CHARACTERISTICS ¹				
t _{on}	120		ns typ	$R_1 = 300 \Omega, C_1 = 35 pF$
	220	390	ns max	$V_s = 3.3 V$; see Figure 12
t _{off}	50		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
	75	135	ns max	$V_s = 3.3 V$; see Figure 12
Break-Before-Make Time Delay, t _{BBM}	70		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		10	ns min	$V_{s1} = V_{s2} = 3.3 V$; see Figure 13
Charge Injection	6		pC typ	$V_s = 0 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 14
Off Isolation	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 15
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 16
Bandwidth –3 dB	190		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 17
C _s (OFF)	25		pF typ	f = 1 MHz
C _D , C _s (ON)	95		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = 5.5 V$
I _{DD}	0.001		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	μA max	

¹ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 3.

Parameter	Rating		
V _{DD} to V _{SS}	13 V		
V _{DD} to GND	–0.3 V to +6.5 V		
V _{ss} to GND	+0.3 V to -6.5 V		
Analog Inputs ¹	$V_{ss} - 0.3 V$ to $V_{DD} + 0.3 V$		
Digital Inputs ¹	-0.3 V to V _{DD} + 0.3 V or 30 mA (whichever occurs first)		
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle maximum)		
Continuous Current, S or D	50 mA		
Operating Temperature Range	−55°C to +125°C		
Storage Temperature Range	–65°C to +150°C		
Junction Temperature	150°C		
Thermal impedance			
θ _{JA}	229.6°C/W		
θ _{JC}	91.99°C/W		
Lead Soldering			
Reflow, Peak Temperature	260(+0/-5)°C		
Time at Peak Temperature	20 sec to 40 sec		

¹ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at a time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	D	Drain Terminal. Can be an input or output.
2	S1	Source Terminal. Can be an input or output.
3	GND	Ground (0 V) Reference.
4	V _{DD}	Most Positive Power Supply.
5	NC	No Connect. Not internally connected.
6	IN	Logic Control Input.
7	V _{ss}	Most Negative Power Supply. This pin is only used in dual-supply applications and should be tied to ground in single-supply applications.
8	S2	Source Terminal. Can be an input or output.

Table 5. Truth Table for the ADG619-EP

IN	Switch S1	Switch S2
0	On	Off
1	Off	On

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs. V_D, V_s (Dual Supply)




Figure 4. On Resistance vs. V_D, V_s (Single Supply)




Figure 5. On Resistance vs. V_{Dr} V_{s} for Different Temperatures (Dual Supply)





Figure 6. On Resistance vs. $V_{D'}$ Vs for Different Temperatures (Single Supply)









Figure 8. Leakage Currents vs. Temperature (Single Supply)

TEST CIRCUITS





OUTLINE DIMENSIONS



Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding ²
ADG619SRJZ-EP-RL7	–55°C to +125°C	8-Lead Small Outline Transistor Package [SOT-23]	RJ-8	S3V

¹ Z =RoHS Compliant Part.

² Branding on SOT-23 packages is limited to three characters due to space constraints

NOTES

NOTES

 $^{\odot}2010$ Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08844-0-11/10(0)



www.analog.com

Rev. 0 | Page 12 of 12