



# **Fixed-Frequency, 650V CoolSET™ in DS0-12 Package**

### **Product Highlights**

- Active Burst Mode to reach the lowest Standby Power <50 mW
- Auto Restart protection for over load, over temperature and over voltage
- External auto-restart enable function
- Built-in soft start and blanking window
- Extendable blanking Window for high load jumps
- Built-in frequency jitter and soft driving for low EMI
- Green Mold Compound
- Pb-free lead plating; RoHS compliant

#### **Features**

- 650 V avalanche rugged CoolMOS™ with built-in Startup Cell
- Active Burst Mode for lowest Standby Power
- Fast load jump response in Active Burst Mode
- 65 kHz internally fixed switching frequency
- Auto Restart Protection for Over load, Open Loop, VCC Under voltage & Over voltage and Over temperature
- Built-in Soft Start
- Built-in blanking window with extendable blanking time for short duration high current
- External auto-restart enable pin
- Maximum Duty Cycle 75%
- Overall tolerance of Current Limiting < ±5%
- Internal PWM Leading Edge Blanking
- BiCMOS technology for low power consumption and wide VCC voltage range
- Built-in Frequency jitter and Soft gate drive for low EMI

# PG-DSO-12 RoHS

#### **Applications**

- Adapter/Charger, Blue Ray/DVD player, Set-top Box, Digital Photo Frame
- Auxiliary power supply of Server, PC, Printer, TV, Home theater/Audio System, White Goods, etc

#### **Description**

ICE3RBR1765JG (ICE3RBRxx65JG series) is the new member of ICE3RBRxx65Jx in DSO-12 package. The outstanding performance includes BiCMOS technology, active burst mode, built-in frequency jitter, soft gate driving, propagation delay compensation, built-in soft start time, built-in blanking time and extendable blanking time for over load protection, external autorestart enable feature, etc.



**Figure 1 Typical application** 



 $^1$  typ at T=25°C

 $^2$  Calculated maximum input power rating at T $_{\rm a}$ =50°C, T $_{\rm F}$ 125°C and without copper area as heat sink.



### **Pin Configuration and Functionality**

### **Table of Contents**





**Pin Configuration and Functionality** 

## <span id="page-2-0"></span>**1 Pin Configuration and Functionality**







 $1$ at T<sub>j</sub>=110°C



### **Representative Block Diagram**



### <span id="page-3-0"></span>**2 Representative Block Diagram**



**Figure 3 Representative Block Diagram** 



### <span id="page-4-0"></span>**3 Functional Description**

All values which are used in the functional description are typical values. For calculating the worst cases the min/max values which can be found in section 4 Electrical Characteristics have to be considered.

### <span id="page-4-1"></span>**3.1 Introduction**

ICE3RBR1765JG (ICE3RBRxx65JG series) is the new member of ICE3RBRxx65Jx in DSO-12 package. A high voltage Startup Cell is integrated into the IC which is switched off once the Undervoltage Lockout on-threshold of 18 V is exceeded. This Startup Cell is part of the integrated CoolMOS™. The external startup resistor is no longer necessary as this Startup Cell is connected to the Drain. Power losses are therefore reduced. This increases the efficiency under light load conditions drastically.

The particular features are the active burst mode, propagation delay compensation, modulated gate driving, auto-restart protection for Vcc overvoltage, over temperature, over load, open loop, built-in soft start, blanking window and frequency jitter. It provides the flexibility to increase the blanking window by simply addition of a capacitor in BA pin. In order to further increase the flexibility of the protection feature, an external auto-restart enable feature is added.

The intelligent Active Burst Mode can effectively obtain the lowest Standby Power at light load and no load conditions. After entering the burst mode, there is still a full control of the power conversion to the output through the optocoupler, that is used for the normal PWM control. The response on load jumps is optimized and the voltage ripple on Vout is minimized. The Vout is on well controlled in this mode.

The usually external connected RC-filter in the feedback line after the optocoupler is integrated in the IC to reduce the external part count.

Adopting the BiCMOS technology, it can increase the design flexibility as the Vcc voltage range is increased to 25 V.

It has a built-in 20 ms soft start function.

There are 2 modes of blanking time for high load jumps; the basic mode and the extendable mode. The blanking time for the basic mode is set at 20 ms while the extendable mode will increase the blanking time by adding an external capacitor at the BA pin in addition to the basic mode blanking time. During this blanking time window the system can give the maximum power to the loading.

In order to increase the robustness and safety of the system, the IC provides Auto Restart protection. The Auto Restart Mode reduces the average power conversion to a minimum level under unsafe operating conditions. This is necessary for a prolonged fault condition which could otherwise lead to a destruction of the SMPS over time. Once the malfunction is removed, normal operation is automatically retained after the next Start Up Phase. To make the protection more flexible, an external auto-restart enable pin is provided. When the pin is triggered, the switching pulse at gate will stop and the IC enters the auto-restart mode after the pre-defined spike blanking time.

The internal precise peak current control reduces the costs for the transformer and the secondary diode. The influence of the change in the input voltage on the maximum power limitation can be avoided together with the integrated Propagation Delay Compensation. Therefore the maximum power is nearly independent on the input voltage, which is required for wide range SMPS. Thus there is no need for the over-sizing of the SMPS, e.g. the transformer and the output diode.

Furthermore, it implements the frequency jitter mode to the switching clock such that the EMI noise will be effectively reduced.



### <span id="page-5-0"></span>**3.2 Power Management**



**Figure 4 Power Management** 

The Undervoltage Lockout monitors the external supply voltage  $V_{\text{vcc}}$ . When the SMPS is plugged to the main line the internal Startup Cell is biased and starts to charge the external capacitor  $C_{\text{vcc}}$  which is connected to the VCC pin. This VCC charge current is controlled to 0.9 mA by the Startup Cell. When the V<sub>VCC</sub> exceeds the onthreshold  $V_{VCCon}$ =18 V the bias circuit are switched on. Then the Startup Cell is switched off by the Undervoltage Lockout and therefore no power losses present due to the connection of the Startup Cell to the Drain voltage. To avoid uncontrolled ringing at switch-on, a hysteresis start up voltage is implemented. The switch-off of the controller can only take place when V<sub>VCC</sub> falls below 10.5 V after normal operation was entered. The maximum current consumption before the controller is activated is about 150 mA.

When V<sub>VCC</sub> falls below the off-threshold V<sub>VCCoff</sub>=10.5 V, the bias circuit is switched off and the soft start counter is reset. Thus it is ensured that at every startup cycle the soft start starts at zero.

The internal bias circuit is switched off if Auto Restart Mode is entered. The current consumption is then reduced to 150mA.

Once the malfunction condition is removed, this block will then turn back on. The recovery from Auto Restart Mode does not require re-cycling the AC line.

When Active Burst Mode is entered, the internal Bias is switched off most of the time but the Voltage Reference is kept alive in order to reduce the current consumption below 450 µA.



### <span id="page-6-0"></span>**3.3 Improved Current Mode**



#### **Figure 5 Current Mode**

Current Mode means the duty cycle is controlled by the slope of the primary current. This is done by comparing the FB signal with the amplified current sense signal.



#### <span id="page-6-1"></span>**Figure 6 Pulse Width Modulation**

In case the amplified current sense signal exceeds the FB signal the on-time  $T_{on}$  of the driver is finished by resetting the PWM-Latch [\(Figure 6\)](#page-6-1).

The primary current is sensed by the external series resistor R<sub>Sense</sub> inserted in the source of the integrated CoolMOSTM. By means of Current Mode regulation, the secondary output voltage is insensitive to the line variations. The current waveform slope will change with the line variation, which controls the duty cycle.

The external RSense allows an individual adjustment of the maximum source current of the integrated CoolMOSTM .

To improve the Current Mode during light load conditions the amplified current ramp of the PWM-OP is superimposed on a voltage ramp, which is built by the switch T2, the voltage source V1 and a resistor R1 [\(Figure](#page-7-2)  [7\)](#page-7-2). Every time the oscillator shuts down for maximum duty cycle limitation the switch T2 is closed by V<sub>osc</sub>. When the oscillator triggers the Gate Driver, T2 is opened so that the voltage ramp can start.

In case of light load the amplified current ramp is too small to ensure a stable regulation. In that case the Voltage Ramp is a well defined signal for the comparison with the FB-signal. The duty cycle is then controlled by the slope of the Voltage Ramp.

By means of the time delay circuit which is triggered by the inverted  $V_{\text{osc}}$  signal, the Gate Driver is switched-off until it reaches approximately 156 ns delay time [\(Figure 8\)](#page-7-3). It allows the duty cycle to be reduced continuously till 0% by decreasing  $V_{FB}$  below that threshold.





#### <span id="page-7-2"></span>**Figure 7 Improved Current Mode**



<span id="page-7-3"></span>**Figure 8 Light Load Conditions** 

### <span id="page-7-0"></span>**3.3.1 PWM-OP**

The input of the PWM-OP is applied over the internal leading edge blanking to the external sense resistor  $R_{\text{Sense}}$ connected to pin CS. R<sub>Sense</sub> converts the source current into a sense voltage. The sense voltage is amplified with a gain of 3.3 by PWM OP. The output of the PWM-OP is connected to the voltage source  $V_1$ . The voltage ramp with the superimposed amplified current signal is fed into the positive inputs of the PWM-Comparator C8 and the Soft-Start-Comparator [\(Figure 7\)](#page-7-2).

### <span id="page-7-1"></span>**3.3.2 PWM-Comparator**

The PWM-Comparator compares the sensed current signal of the integrated CoolMOS™ with the feedback signal V<sub>FB</sub>[\(Figure 9\)](#page-8-1). V<sub>FB</sub> is created by an external optocoupler or external transistor in combination with the internal pull-up resistor RFB and provides the load information of the feedback circuitry. When the amplified current signal of the integrated CoolMOS™ exceeds the signal V<sub>FB</sub>, the PWM-Comparator switches off the Gate Driver.





<span id="page-8-1"></span>

### <span id="page-8-0"></span>**3.4 Startup Phase**



#### **Figure 10 Soft Start**

In the Startup Phase, the IC provides a Soft Start period to control the primary current by means of a duty cycle limitation. The Soft Start function is a built-in function and it is controlled by an internal counter.



<span id="page-8-2"></span>**Figure 11 Soft Start Phase** 



When the V<sub>VCC</sub> exceeds the on-threshold voltage, the IC starts the Soft Start mode [\(Figure 11\)](#page-8-2).

The function is realized by an internal Soft Start resistor, a current sink and a counter. And the amplitude of the current sink is controlled by the counter [\(Figure 12\)](#page-9-0).



#### <span id="page-9-0"></span>**Figure 12 Soft Start Circuit**

After the IC is switched on, the V<sub>SOFTS</sub> voltage is controlled such that the voltage is increased step-wisely (32 steps) with the increase of the counts. The Soft Start counter would send a signal to the current sink control in every 600 µs such that the current sink decrease gradually and the duty ratio of the gate drive increases gradually. The Soft Start will be finished in 20 ms (T<sub>soft-Start</sub>) after the IC is switched on. At the end of the Soft Start period, the current sink is switched off.



<span id="page-9-1"></span>**Figure 13 Gate drive signal under Soft-Start Phase** 

Within the soft start period, the duty cycle is increasing from zero to maximum gradually [\(Figure 13\)](#page-9-1).

In addition to Start-Up, Soft-Start is also activated at each restart attempt during Auto Restart

### **Fixed-Frequency, 650V CoolSET™ in DS0-12 Package**



#### **Functional Description**



<span id="page-10-2"></span>**Figure 14 Start Up Phase** 

The Start-Up time  $T_{Start-Up}$  before the converter output voltage  $V_{OUT}$  is settled, must be shorter than the Soft-Start Phase T<sub>soft-Start</sub> [\(Figure 14\)](#page-10-2).

By means of Soft-Start there is an effective minimization of current and voltage stresses on the integrated CoolMOS™, the clamp circuit and the output overshoot and it helps to prevent saturation of the transformer during Start-Up.



### <span id="page-10-0"></span>**3.5 PWM Section**



### <span id="page-10-1"></span>**3.5.1 Oscillator**

The oscillator generates a fixed frequency of 65 kHz with frequency jittering of ±4% (which is ±2.6 kHz) at a jittering period of 4 ms.

A capacitor, a current source and current sink which determine the frequency are integrated. In order to achieve a very accurate switching frequency, the charging and discharging current of the implemented



oscillator capacitor are internally trimmed. The ratio of controlled charge to discharge current is adjusted to reach a maximum duty cycle limitation of  $D_{\text{max}}=0.75$ .

Once the Soft Start period is over and when the IC goes into normal operating mode, the switching frequency of the clock is varied by the control signal from the Soft Start block. Then the switching frequency is varied in range of 65 kHz  $\pm$  2.6 kHz at period of 4 ms.

### <span id="page-11-0"></span>**3.5.2 PWM-Latch FF1**

The output of the oscillator block provides continuous pulse to the PWM-Latch which turns on/off the integrated CoolMOS™. After the PWM-Latch is set, it is reset by the PWM comparator, the Soft Start comparator or the Current -Limit comparator. When it is in reset mode, the output of the driver is shut down immediately.

### <span id="page-11-1"></span>**3.5.3 Gate Driver**



#### **Figure 16 Gate Driver**

The driver-stage is optimized to minimize EMI and to provide high circuit efficiency. The switch on speed is slowed down before it reaches the integrated CoolMOS™ turn on threshold. That is a slope control of the rising edge at the output of the driver [\(Figure 17\)](#page-11-2).



<span id="page-11-2"></span>



### <span id="page-12-0"></span>**3.6 Current Limiting**



#### **Figure 18 Current Limiting Block**

There is a cycle by cycle peak current limiting operation realized by the Current-Limit comparator C10. The source current of the integrated CoolMOS™ is sensed via an external sense resistor R<sub>Sense</sub>. By means of R<sub>Sense</sub> the source current is transformed to a sense voltage V<sub>Sense</sub> which is fed into the CS pin. If the voltage V<sub>Sense</sub> exceeds the internal threshold voltage  $V_{\text{csth}}$ , the comparator C10 immediately turns off the gate drive by resetting the PWM Latch FF1.

A Propagation Delay Compensation is added to support the immediate shut down of the integrated CoolMOS™ with very short propagation delay. Thus the influence of the AC input voltage on the maximum output power can be reduced to minimal.

In order to prevent the current limit from distortions caused by leading edge spikes, a Leading Edge Blanking is integrated in the current sense path for the comparators C10, C12 and the PWM-OP.

The output of comparator C12 is activated by the Gate G10 if Active Burst Mode is entered. When it is activated, the current limiting is reduced to 0.34 V. This voltage level determines the maximum power level in Active Burst Mode.

### <span id="page-12-1"></span>**3.6.1 Leading Edge Blanking**



#### **Figure 19 Leading Edge Blanking**

Whenever the integrated CoolMOS™ is switched on, a leading edge spike is generated due to the primary-side capacitances and reverse recovery time of the secondary-side rectifier. This spike can cause the gate drive to switch off unintentionally. In order to avoid a premature termination of the switching pulse, this spike is blanked out with a time constant of  $t_{LEB}$  = 220 ns.



### <span id="page-13-0"></span>**3.6.2 Propagation Delay Compensation (patented)**

In case of over-current detection, there is always propagation delay to switch off the integrated CoolMOS™. An overshoot of the peak current Ipeak is induced to the delay, which depends on the ratio of dI/dt of the peak current [\(Figure 20\)](#page-13-1).



#### <span id="page-13-1"></span>**Figure 20 Current Limiting**

The overshoot of Signal2 is larger than of Signal1 due to the steeper rising waveform. This change in the slope depends on the AC input voltage. Propagation Delay Compensation is integrated to reduce the overshoot due to dI/dt of the rising primary current. Thus the propagation delay time between exceeding the current sense threshold  $V_{\text{csth}}$  and the switching off of the integrated CoolMOS™ is compensated over temperature within a wide range. Current Limiting is then very accurate.

For example,  $I_{peak}$  = 0.5 A with  $R_{\text{Sense}}$  = 2. The current sense threshold is set to a static voltage level  $V_{\text{csth}}$ =1 V without Propagation Delay Compensation. A current ramp of  $dI/dt = 0.4$  A/µs, or  $dV_{\text{Sense}}/dt = 0.8$  V/µs, and a propagation delay time of t<sub>Propagation Delay</sub> =180 ns leads to an Ipeak overshoot of 14.4%. With the propagation delay compensation, the overshoot is only around 2% [\(Figure 21\)](#page-13-2).



<span id="page-13-2"></span>**Figure 21 Overcurrent Shutdown** 

The Propagation Delay Compensation is realized by means of a dynamic threshold voltage  $V_{\text{csth}}$  [\(Figure 22\)](#page-14-2). In case of a steeper slope the switch off of the driver is earlier to compensate the delay.





<span id="page-14-2"></span>**Figure 22 Dynamic Voltage Threshold Vcsth**

### <span id="page-14-0"></span>**3.7 Control Unit**

The Control Unit contains the functions for Active Burst Mode and Auto Restart Mode. The Active Burst Mode and the Auto Restart Mode both have 20 ms internal Blanking Time. For the Auto Restart Mode, a further extendable Blanking Time is achieved by adding external capacitor at BA pin. By means of this Blanking Time, the IC avoids entering into these two modes accidentally. Furthermore that buffer time for the overload detection is very useful for the application that works in low current but requires a short duration of high current occasionally.

### <span id="page-14-1"></span>**3.7.1 Basic and Extendable Blanking Mode**



#### **Figure 23 Basic and Extendable Blanking Mode**

There are 2 kinds of Blanking mode; basic mode and the extendable mode. The basic mode is just an internal set 20 ms blanking time while the extendable mode has an extra blanking time by connecting an external capacitor to the BA pin in addition to the pre-set 20 ms blanking time. For the extendable mode, the gate G5 is blocked even though the 20 ms blanking time is reached if an external capacitor  $C_{BK}$  is added to BA pin. While the 20ms blanking time is passed, the switch S1 is opened by G2. Then the 0.9 V clamped voltage at BA pin is charged to 4.0 V through the internal I<sub>BK</sub> constant current. G5 is enabled by comparator C3. After the 30 µs spike blanking time, the Auto Restart Mode is activated.



Blanking time = 20 ms +  $C_{BK}$  x (4.0 - 0.9) /  $I_{BK}$  = 72 ms

In order to make the startup properly, the maximum C<sub>BK</sub> capacitor is restricted to less than 0.65 µF.

The Active Burst Mode has basic blanking mode only while the Auto Restart Mode has both the basic and the extendable blanking mode.

### <span id="page-15-0"></span>**3.7.2 Active Burst Mode (patented)**

The IC enters Active Burst Mode under low load conditions. With the Active Burst Mode, the efficiency increases significantly at light load conditions while still maintaining a low ripple on VOUT and a fast response on load jumps. During Active Burst Mode, the IC is controlled by the FB signal. Since the IC is always active, it can be a very fast response to the quick change at the FB signal. The Start up Cell is kept OFF in order to minimize the power loss. The Active Burst Mode is located in the Control Unit. [Figure 24](#page-15-3) shows the related components.



<span id="page-15-3"></span>**Figure 24 Active Burst Mode** 

### <span id="page-15-1"></span>**3.7.2.1 Entering Active Burst Mode**

The FB signal is kept monitoring by the comparator C5. During normal operation, the internal blanking time counter is reset to 0. Once the FB signal falls below 1.35 V, it starts to count. When the counter reach 20 ms and FB signal is still below 1.35 V, the system enters the Active Burst Mode. This time window prevents a sudden entering into the Active Burst Mode due to large load jumps.

After entering Active Burst Mode, a burst flag is set and the internal bias is switched off in order to reduce the current consumption of the IC to approximately 450 µA.

It needs the application to enforce the VCC voltage above the Undervoltage Lockout level of 10.5 V such that the Startup Cell will not be switched on accidentally. Or otherwise the power loss will increase drastically. The minimum VCC level during Active Burst Mode depends on the load condition and the application. The lowest VCC level is reached at no load condition.

### <span id="page-15-2"></span>**3.7.2.2 Working in Active Burst Mode**

After entering the Active Burst Mode, the FB voltage rises as  $V_{OUT}$  starts to decrease, which is due to the inactive PWM section. The comparator C6a monitors the FB signal. If the voltage level is larger than 3.5 V, the internal circuit will be activated; the Internal Bias circuit resumes and starts to provide switching pulse. In Active Burst Mode the gate G10 is released and the current limit is reduced to 0.34 V, which can reduce the conduction loss and the audible noise. If the load at  $V_{\text{OUT}}$  is still kept unchanged, the FB signal will drop to 3.0 V. At this level the C6b deactivates the internal circuit again by switching off the internal Bias. The gate G11 is active again as the



burst flag is set after entering Active Burst Mode. In Active Burst Mode, the FB voltage is changing like a saw tooth between 3.0 V and 3.5 V [\(Figure 25\)](#page-16-2).

### <span id="page-16-0"></span>**3.7.2.3 Leaving Active Burst Mode**

The FB voltage will increase immediately if there is a high load jump. This is observed by the comparator C4. Since the current limit is app. 34% during Active Burst Mode, it needs a certain load jump to rise the FB signal to exceed 4.0 V. At that time the comparator C4 resets the Active Burst Mode control which in turn blocks the comparator C12 by the gate G10. The maximum current can then be resumed to stabilize the  $V_{\text{OUT}}$ .



<span id="page-16-2"></span>**Figure 25 Signals in Active Burst Mode** 

### <span id="page-16-1"></span>**3.7.3 Protection Modes**

The IC provides Auto Restart Mode as the protection feature. Auto Restart mode can prevent the SMPS from destructive states. The following table shows the relationship between possible system failures and the corresponding protection modes.



Before entering the Auto Restart protection mode, some of the protections can have extended blanking time to delay the protection and some needs to fast react and will go straight to the protection. Overload and open loop protection are the one can have extended blanking time while VCC Overvoltage, Over temperature, VCC Undervoltage, short opto-coupler and external auto restart enable will go to protection right away.



After the system enters the Auto-restart mode, the IC will be off. Since there is no more switching, the VCC voltage will drop. When it hits the Vcc turn off threshold, the start up cell will turn on and the Vcc is charged by the startup cell current to VCC turn on threshold. The IC is on and the startup cell will turn off. At this stage, it will enter the startup phase (soft start) with switching cycles. After the Start Up Phase, the fault condition is checked. If the fault condition persists, the IC will go to auto restart mode again. If, otherwise, the fault is removed, normal operation is resumed.

### <span id="page-17-0"></span>**3.7.3.1 Auto Restart mode with extended blanking time**



#### **Figure 26 Auto Restart Mode**

In case of Overload or Open Loop, the FB exceeds 4.0 V which will be observed by comparator C4. Then the internal blanking counter starts to count. When it reaches 20 ms, the switch S1 is released. Then the clamped voltage 0.9 V at V<sub>BA</sub> can increase. When there is no external capacitor C<sub>BK</sub> connected, the V<sub>BA</sub> will reach 4.0 V immediately. When both the input signals at AND gate G5 is positive, the Auto Restart Mode will be activated after the extra spike blanking time of 30 µs is elapsed. However, when an extra blanking time is needed, it can be



achieved by adding an external capacitor,  $C_{BK}$ . A constant current source of  $I_{BK}$  will start to charge the capacitor  $C_{BK}$  from 0.9 V to 4.0 V after the switch S1 is released. The charging time from 0.9 V to 4.0 V are the extendable blanking time. If C<sub>BK</sub> is 0.22 µF and I<sub>BK</sub> is 13 µA, the extendable blanking time is around 52 ms and the total blanking time is 72 ms. In combining the FB and blanking time, there is a blanking window generated which prevents the system to enter Auto Restart Mode due to large load jumps.

### <span id="page-18-0"></span>**3.7.3.2 Auto Restart mode without extended blanking time**



**Figure 27 Over load, open loop protection** 

There are 2 modes of VCC overvoltage protection; one is during soft start and the other is at all conditions. The first one is V<sub>VCC</sub> voltage is  $>$  20.5 V and FB is  $>$  4.0 V and during soft start period and the IC enters Auto Restart Mode. The VCC voltage is observed by comparator C1 and C4. The fault conditions are to detect the abnormal operating during start up such as open loop during light load start up, etc. The logic can eliminate the possible of entering Auto Restart mode if there is a small voltage overshoots of  $V_{\text{vcc}}$  during normal operating. The 2nd one is V<sub>VCC</sub> > 25.5 V and last for 120 µs and the IC enters Auto Restart Mode. This 25.5 V <sub>VCC OVP</sub> protection is inactivated during burst mode.

The Thermal Shutdown block monitors the junction temperature of the IC. After detecting a junction temperature higher than 130 °C, the Auto Restart Mode is entered.

In case the pre-defined auto-restart features are not sufficient, there is a customer defined external Auto-restart Enable feature. This function can be triggered by pulling down the BA pin to < 0.33 V. It can simply add a trigger signal to the base of the externally added transistor,  $T_{AE}$  at the BA pin. When the function is enabled, the gate drive switching will be stopped and then the IC will enter auto-restart mode if the signal persists. To ensure this auto-restart function will not be mis-triggered during start up, a 1 ms delay time is implemented to blank the unstable signal.

VCC undervoltage is the VCC voltage drop below Vcc turn off threshold. Then the IC will turn off and the start up cell will turn on automatically. And this leads to Auto Restart Mode.

Short Optocoupler also leads to VCC undervoltage as there is no self supply after activating the internal reference and bias.



### <span id="page-19-0"></span>**4 Electrical Characteristics**

### <span id="page-19-1"></span>**4.1 Absolute Maximum Ratings**

*Note: Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. For the same reason make sure, that any capacitor that will be connected to pin 11 (VCC) is discharged before assembling the application circuit. Ta=25°C unless otherwise specified.* 



#### **Table 3 Absolute Maximum Ratings**

*Note: All voltages are measured with respect to ground (Pin 12). The voltage levels are valid if other ratings are not violated.* 

 $\overline{a}$  $^1$  Repetitive avalanche causes additional power losses that can be calculated as P<sub>AV</sub>=E<sub>AR</sub>\*f

<sup>2</sup> According to EIA/JESD22-A114-B (discharging a 100 pF capacitor through a 1.5 kW series resistor)



### <span id="page-20-0"></span>**4.2 Absolute Maximum Ratings**

*Note: Within the operating range the IC operates as described in the functional description.* 

### **Table 4 Absolute Maximum Ratings**



### <span id="page-20-1"></span>**4.3 Characteristics**

### <span id="page-20-2"></span>**4.3.1 Supply Section**

*Note: The electrical characteristics involve the spread of values within the specified supply voltage and junction temperature range TJ from – 40 °C to 125 °C. Typical values represent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of V<sub>VCC</sub>* = 18 V is assumed.



#### **Table 5 Supply Section**



### <span id="page-21-0"></span>**4.3.2 Internal Voltage Reference**

#### **Table 6 Internal Voltage Reference**



### <span id="page-21-1"></span>**4.3.3 PWM Section**

### **Table 7 PWM Section**



### <span id="page-21-2"></span>**4.3.4 Soft Start time**

#### **Table 8 Soft Start time**



Data Sheet 22 Revision 1.1 <sup>1</sup> The parameter is not subjected to production test - verified by design/characterization



### <span id="page-22-0"></span>**4.3.5 Control Unit**

#### **Table 9 Control Unit**



*Note:* The trend of all voltage levels in the Control Units is the same regarding the deviation except V<sub>*VccovP*</sub>

<sup>&</sup>lt;sup>1</sup> The parameter is not subjected to production test - verified by design/characterization. The thermal shutdown temperature refers to the junction temperature of the controller.



### <span id="page-23-0"></span>**4.3.6 Current Limiting**

### **Table 10 Current Limiting**



### <span id="page-23-1"></span>**4.3.7 CoolMOS™ Section**

#### **Table 11 CoolMOS™ Section**



<sup>1</sup> The parameter is not subjected to production test - verified by design/characterization

<sup>&</sup>lt;sup>2</sup> Measured in a Typical Flyback Converter Application



#### **CoolMOS™ Performance Characteristics**

<span id="page-24-0"></span>



**Figure 28 Safe Operating Area (SOA) curve for ICE3RBR1765JG** 



**Figure 29 SOA temperature derating coefficient curve** 



#### **CoolMOS™ Performance Characteristics**







<span id="page-25-0"></span>**Figure 31** Drain-source breakdown voltage; V<sub>BR(DSS)</sub>= $f(T_j)$ , I<sub>D</sub>=0.25mA



**Input Power Curve** 

### <span id="page-26-0"></span>**6 Input Power Curve**

Two input power curves giving the typical input power versus ambient temperature are showed below;  $V_{\text{IN}}=85$  $V_{AC}$  265  $V_{AC}$  [\(Figure 32\)](#page-26-1) and  $V_{IN}$ =230  $V_{AC}$  +/-15% [\(Figure 33\)](#page-26-2). The curves are derived based on a typical discontinuous mode flyback model which considers either 50% maximum duty ratio or 100 V maximum secondary to primary reflected voltage (higher priority). The calculation is based on no copper area as heatsink for the device. The input power already includes the power loss at input common mode choke, bridge rectifier and the CoolMOS™. The device saturation current ( $I_D$ <sub>Puls</sub> @ T<sub>j</sub>=125°C) is also considered.

To estimate the output power of the device, it is simply multiplying the input power at a particular operating ambient temperature with the estimated efficiency for the application. For example, a wide range input voltage [\(Figure 32\)](#page-26-1), operating temperature is 50°C, estimated efficiency is 85%, then the estimated output power is 23 W (27.5 W x 85%).



<span id="page-26-1"></span>**Figure 32 Input power curve V<sub>IN</sub>=85~265 V<sub>AC</sub>; P<sub>in</sub>=f(T<sub>a</sub>)** 



<span id="page-26-2"></span>



### **Outline Dimension**



# <span id="page-27-0"></span>**7 Outline Dimension**



**Figure 34 PG-DSO-12 (Pb-free lead plating Plastic Dual-in-Line Outline)** 



#### **Marking**

<span id="page-28-0"></span>

**Figure 35 Marking for ICE3RBR1765JG** 



**Schematic for recommended PCB layout** 

<span id="page-29-0"></span>

### **9 Schematic for recommended PCB layout**



<span id="page-29-1"></span>**Figure 36 Schematic for recommended PCB layout** 

General guideline for PCB layout design using F3 CoolSET™ ([Figure 36\)](#page-29-1):

1. "Star Ground "at bulk capacitor ground, C11:

"Star Ground "means all primary DC grounds should be connected to the ground of bulk capacitor C11 separately in one point. It can reduce the switching noise going into the sensitive pins of the CoolSET™ device effectively. The primary DC grounds include the followings.

- a. DC ground of the primary auxiliary winding in power transformer, TR1, and ground of C16 and Z11.
- b. DC ground of the current sense resistor, R12
- c. DC ground of the CoolSET™ device, GND pin of IC11; the signal grounds from C13, C14, C15 and collector of IC12 should be connected to the GND pin of IC11 and then "star "connect to the bulk capacitor ground.
- d. DC ground from bridge rectifier, BR1
- e. DC ground from the bridging Y-capacitor, C4
- 2. High voltage traces clearance:

High voltage traces should keep enough spacing to the nearby traces. Otherwise, arcing would incur.

- a. 400 V traces (positive rail of bulk capacitor C11) to nearby trace: > 2.0 mm
- b. 600 V traces (drain voltage of CoolSET™ IC11) to nearby trace: > 2.5 mm
- 3. Filter capacitor close to the controller ground:

Filter capacitors, C13, C14 and C15 should be placed as close to the controller ground and the controller pin as possible so as to reduce the switching noise coupled into the controller.

Guideline for PCB layout design when > 3 kV lightning surge test applied [\(Figure 36\)](#page-29-1)

1. Add spark gap

Spark gap is a pair of saw-tooth like copper plate facing each other which can discharge the accumulated charge during surge test through the sharp point of the saw-tooth plate.

#### **Schematic for recommended PCB layout**

- a. Spark Gap 3 and Spark Gap 4, input common mode choke, L1: Gap separation is around 1.5 mm (no safety concern)
- b. Spark Gap 1 and Spark Gap 2, Live / Neutral to GROUND: These 2 Spark Gaps can be used when the lightning surge requirement is > 6 kV. 230  $V_{AC}$  input voltage application, the gap separation is around 5.5mm
- 115  $V_{AC}$  input voltage application, the gap separation is around 3mm
- 2. Add Y-capacitor (C2 and C3) in the Live and Neutral to ground even though it is a 2-pin input
- 3. Add negative pulse clamping diode, D11 to the Current sense resistor, R12:

The negative pulse clamping diode can reduce the negative pulse going into the CS pin of the CoolSET™ and reduce the abnormal behavior of the CoolSET™. The diode can be a fast speed diode such as 1N4148.

The principle behind is to drain the high surge voltage from Live/Neutral to Ground without passing through the sensitive components such as the primary controller, IC11.

### <span id="page-30-0"></span>**Revision History**

#### **Major changes since the last revision**





#### **Trademarks of Infineon Technologies AG**

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™,<br>EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITF i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™,<br>PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™ thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

#### **Other Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Published by Infineon Technologies AG**  81726 München, Germany **Edition 2017-06-13** 

**© 2017 Infineon Technologies AG. All Rights Reserved.** 

**Do you have a question about this document? Email[: erratum@infineon.com](mailto:erratum@infineon.com;ctdd@infineon.com?subject=Document%20question%20)** 

**Document reference** 

<span id="page-31-0"></span>**IMPORTANT NOTICE** 

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie") .

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (**[www.infineon.com](http://www.infineon.com/)**).

#### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.