

December 2009

FAN73933 Half-Bridge Gate Drive IC

Features

- Floating Channel for Bootstrap Operation to +600V
- Typically 2.5A/2.5A Sourcing/Sinking Current Driving Capability
- Extended Allowable Negative V_S Swing to -9.8V for Signal Propagation at V_{BS}=15V
- Output in Phase with Input Signal
- 3.3V and 5V Input Logic Compatible
- Matched Propagation Delay for Both Channels
- Built-in UVLO Functions for Both Channels
- Built-in Common-Mode dv/dt Noise Cancelling Circuit
- Programmable Dead-Time Control Function
- Internal 220ns Minimum Dead Time at R_{DT}=0Ω

Applications

- High-Speed Power MOSFET and IGBT Gate Driver
- Induction Heating
- High-Power DC-DC Converter
- Synchronous Step-Down Converter
- Motor Drive Inverter

Description

The FAN73933 is a half-bridge, gate-drive IC with programmable dead-time control functions that can drive high-speed MOSFETs and IGBTs operating up to +600V. It has a buffered output stage with all NMOS transistors designed for high-pulse-current driving capability and minimum cross-conduction.

Fairchild's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level-shift circuit offers high-side gate driver operation up to V_S =-9.8V (typical) for V_{BS} =15V.

The UVLO circuit prevents malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage.

The high-current and low-output voltage drop feature makes this device suitable for diverse half- and full-bridge inverters; motor drive inverters, switching mode power supplies, induction heating, and high-power DC-DC converter applications.

14-SOP



Ordering Information

Part Number	Package	Operating Temperature Range	© Eco Status	Packing Method
FAN73933M	14-Lead, Small Outline Integrated			Tube
FAN73933MX	Circuit (SOIC), Non-JEDEC, .150 Inch Narrow Body, 225SOP	-40°C to +125°C	RoHS	Tape & Reel



For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Typical Application Diagrams




Figure 1. Typical Application Circuit

Internal Block Diagram




Figure 2. Functional Block Diagram

Pin Configuration




Figure 3. Pin Configurations (Top View)

Pin Definitions

Pin #	Name	Description	
1	HIN	Logic Input for High-Side Gate Driver Output	
2	LIN	Logic Input for Low-Side Gate Driver Output	
3	V _{SS}	Logic Ground	
4	DT	Dead-Time Control with External Resistor (Referenced to V _{SS})	
5	COM	Ground	
6	LO	Low-Side Driver Return	
7	V _{DD}	Supply Voltage	
8	NC	No Connection	
9	NC	No Connection	
10	NC	No Connection	
11	V _S	High-Voltage Floating Supply Return	
12	НО	High-Side Driver Output	
13	V _B	High-Side Floating Supply	
14	NC	No Connection	

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Characteristics	Min.	Max.	Unit
V _B	High-Side Floating Supply Voltage	-0.3	625.0	V
V _S	High-Side Floating Offset Voltage	V _B -25.0	V _B +0.3	V
V _{HO}	High-Side Floating Output Voltage	V _S -0.3	V _B +0.3	V
V _{LO}	Low-Side Output Voltage	-0.3	V _{DD} +0.3	V
V _{DD}	Low-Side and Logic Fixed Supply Voltage	-0.3	25.0	V
V _{IN}	Logic Input Voltage (HIN and LIN)	-0.3	V _{DD} +0.3	V
DT	Programmable Dead-Time Pin Voltage	-0.3	V _{DD} +0.3	V
V _{SS}	Logic Ground	V _{DD} -25	V _{DD} +0.3	V
dV _S /dt	Allowable Offset Voltage Slew Rate		± 50	V/ns
P _D	Power Dissipation ^(1, 2, 3)		1	W
$\theta_{\sf JA}$	Thermal Resistance		110	°C/W
T _J	Junction Temperature		+150	°C
T _{STG}	Storage Temperature	-55	+150	°C

Notes:

- 1 Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- 2 Refer to the following standards:
 - JESD51-2: Integral circuits thermal test method environmental conditions natural convection, and JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages.
- 3 Do not exceed maximum P_D under any circumstances.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V _B	High-Side Floating Supply Voltage	V _S +10	V _S +20	V
V _S	High-Side Floating Supply Offset Voltage	6-V _{DD}	600	V
V_{HO}	High-Side Output Voltage	V _S	V _B	V
V_{DD}	Low-Side and Logic Fixed Supply Voltage	10	20	V
V _{LO}	Low-Side Output Voltage	COM	V _{DD}	V
V_{IN}	Logic Input Voltage (HIN and LIN)	V _{SS}	V _{DD}	V
DT	Programmable Dead-Time Pin Voltage	V _{SS}	V _{DD}	V
V _{SS}	Logic Ground	-5	+5	V
T _A	Operating Ambient Temperature	-40	+125	°C

Electrical Characteristics

 $V_{BIAS}(V_{DD},\ V_{BS})$ =15.0V, V_{SS} =COM=0V, DT= V_{SS} and T_A = 25°C, unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input leads: HIN and LIN. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
POWER 9	SUPPLY SECTION		II.			
I _{QDD}	Quiescent V _{DD} Supply Current	V _{IN} =0V or 5V		0.9	1.5	mA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{IN} =0V or 5V		50	100	μΑ
I _{PDD}	Operating V _{DD} Supply Current	f _{IN} =20KHz, No Load		1.3	1.9	mA
I _{PBS}	Operating V _{BS} Supply Current	C _L =1nF, f _{IN} =20KHz, rms		450	800	μΑ
I _{LK}	Offset Supply Leakage Current	V _B =V _S =600V			10	μА
воотѕт	RAPPED SUPPLY SECTION					
V _{DDUV+} V _{BSUV+}	V _{DD} and V _{BS} Supply Under-Voltage Positive-Going Threshold Voltage	V _{IN} =0V, V _{DD} =V _{BS} =Sweep	8.0	9.0	10	V
V _{DDUV-} V _{BSUV-}	V _{DD} and V _{BS} Supply Under-Voltage Negative-Going Threshold Voltage	V _{IN} =0V, V _{DD} =V _{BS} =Sweep	7.4	8.4	9.4	٧
V _{DDUVH} - V _{BSUVH}	V _{DD} and V _{BS} Supply Under-Voltage Lockout Hysteresis Voltage $V_{IN} = 0V, V_{DD} = V_{BS} = Sweep$			0.6		٧
INPUT LO	OGIC SECTION					
V _{IH}	Logic "1" Input Voltage for HO & Logic "0" for LO		2.5			V
V_{IL}	Logic "0" Input Voltage for HO & Logic "1" for LO				0.8	V
I _{IN+}	Logic Input High Bias Current	V _{IN} =5V		20	50	μΑ
I _{IN-}	Logic Input Low Bias Current	V _{IN} =0V			2	μА
R _{IN}	Logic Input Pull-Down Resistance		100	250		ΚΩ
GATE DR	RIVER OUTPUT SECTION					
V _{OH}	High-Level Output Voltage (V _{BIAS} - V _O)	No Load			1.5	V
V_{OL}	Low-Level Output Voltage	No Load			100	mV
I _{O+}	Output High, Short-Circuit Pulsed Current ⁽⁴⁾ $V_{HO}=0V, V_{IN}=5V, P_{\leq 10\mu s}$		2.0	2.5		Α
I _{O-}	Output Low, Short-Circuit Pulsed Current ⁽⁴⁾ V _{HO} =15V,V _{IN} =0V, PW ≤10µs		2.0	2.5	7	Α
V _S	Allowable Negative V _S Pin Voltage for IN Signal Propagation to HO			-9.8	-7.0	٧

Note:

4. These parameters guaranteed by design.

Dynamic Electrical Characteristics


 $V_{BIAS}(V_{DD},\,V_{BS}) = 15.0V,\,V_{SS} = COM = 0V,\,C_L = 1000pF,\,DT = V_{SS}\,and\,T_A = 25^{\circ}C,\,unless\,otherwise\,specified.$

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t _{ON}	Turn-On Propagation Delay Time ⁽⁵⁾	$V_S=0V$, $R_{DT}=0\Omega$		160	230	ns
t _{OFF}	Turn-Off Propagation Delay Time	V _S =0V		160	230	ns
Mt _{ON}	Delay Matching, HO & LO Turn-On			0	50	ns
Mt _{OFF}	Delay Matching, HO & LO Turn-Off			0	50	ns
t _R	Turn-On Rise Time	V _S =0V		40	60	ns
t _F	Turn-Off Fall Time	V _S =0V		20	35	ns
DT	Dead Time: LO Turn-Off to HO Turn-On &	$R_{DT}=0\Omega$	170	220	270	ns
	HO Turn-Off to LO Turn-On	R _{DT} =300KΩ	400	500	600	ns
MDT	Dood Time Matching IDT DT	$R_{DT}=0\Omega$		0	50	ns
IVIDT	Dead-Time Matching= DT _{LO-HO} - DT _{HO-LO}	R _{DT} =300KΩ		0	100	ns

Note:

5 The turn-on propagation display does not include dead time.


Typical Characteristics



230 210 190 170 130 110 110 -40 -20 0 20 40 60 80 100 120 Temperature [°C]

Figure 4. Turn-On Propagation Delay vs. Temperature

Figure 5. Turn-Off Propagation Delay vs. Temperature







Figure 6. Turn-On Rise Time vs. Temperature

Figure 7. Turn-Off Fall Time vs. Temperature







Figure 8. Dead Time (R_{DT} =0 Ω) vs. Temperature

Figure 9. Dead Time Matching (R_{DT} =0 Ω) vs. Temperature







Figure 10. Dead Time (R_{DT}=300K Ω) vs. Temperature

Figure 11. Dead Time Matching (R_{DT} =300K Ω) vs. Temperature







Figure 12. Delay Matching vs. Temperature

Figure 13. Dead Time vs. $R_{\rm DT}$







Figure 14. Quiescent V_{DD} Supply Current vs. Temperature

Figure 15. Quiescent V_{BS} Supply Current vs. Temperature







Figure 16. Operating V_{CC} Supply Current vs. Temperature

Figure 17. Operating V_{BS} Supply Current vs. Temperature







Figure 18. V_{DD} UVLO+ vs. Temperature

Figure 19. $V_{\rm DD}$ UVLO- vs. Temperature







Figure 20. V_{BS} UVLO+ vs. Temperature

Figure 21. V_{BS} UVLO- vs. Temperature







Figure 22. High-Level Output Voltage vs. Temperature

Figure 23. Low-Level Output Voltage vs. Temperature







Figure 24. Logic High Input Voltage vs. Temperature

Figure 25. Logic Low Input Voltage vs. Temperature







Figure 26. Logic Input High Bias Current vs. Temperature

Figure 27. Allowable Negative V_S Voltage vs. Temperature







Figure 28. Turn-On Propagation Delay vs. Supply Voltage

Figure 29. Turn-Off Propagation Delay vs. Supply Voltage







Figure 30. Turn-On Rise Time vs. Supply Voltage

Figure 31. Turn-Off Fall Time vs. Supply Voltage







Figure 32. Quiescent V_{DD} Supply Current vs. Supply Voltage

Figure 33. Quiescent V_{BS} Supply Current vs. Supply Voltage






Figure 34. High-Level Output Voltage vs. Supply Voltage

Figure 35. Low-Level Output Voltage vs. Supply Voltage

Switching Time Definitions




Figure 36. Switching Time Test Circuit




Figure 37. Input/Output Timing Diagram




Figure 38. Switching Time Waveform Definitions

Application Information

Negative V_S Transient

The bootstrap circuit has the advantage of being simple and low cost, but has some limitations. The biggest difficulty with this circuit is the negative voltage present at the emitter of the high-side switching device when the high-side switch is turned off in half-bridge applications.

If the high-side switch, Q1, turns-off while the load current is flowing to an inductive load; a current commutation occurs from high-side switch, Q1, to the diode, D2, in parallel with the low-side switch of the same inverter leg. Then the negative voltage present at the emitter of the high-side switching device, just before the freewheeling diode, D2, starts clamping, causes load current to suddenly flow to the low-side freewheeling diode, D2, as shown in Figure 39.




Figure 39. Half-Bridge Application Circuits

This negative voltage can be trouble for the gate driver's output stage. There is the possibility to develop an overvoltage condition of the bootstrap capacitor, input signal missing, and latch-up problems because it directly affects the source V_S pin of the gate driver, as shown in Figure 40. This undershoot voltage is called "negative V_S transient.




Figure 40. V_S Waveforms During Q1 Turn-Off

Figure 41. and Figure 42. show the commutation of the load current between the high-side switch, Q1, and lowside freewheelling diode, D3, in same inverter leg. The parasitic inductances in the inverter circuit from the die wire bonding to the PCB tracks are jumped together in L_C and L_F for each IGBT. When the high-side switch, Q1, and low-side switch, Q4, are turned on; the V_{S1} node is below DC+ voltage by the voltage drops associated with the power switch and the parasitic inductances of the circuit due to load current is flows from Q1 and Q4, as shown in Figure 41. When the high-side switch, Q1, is turned off and Q4 remains turned on, the load current to flows the low-side freewheeling diode, D3, due to the inductive load connected to V_{S1} as shown in Figure 42. The current flows from ground (which is connected to the COM pin of the gate driver) to the load and the negative voltage present at the emitter of the high-side switching device.

In this case, the COM pin of the gate driver is at a higher potential than the V_S pin due to the voltage drops associated with freewheeling diode, D3, and parasitic elements, $L_{\rm C3}$ and $L_{\rm E3}$.




Figure 41. Q1 and Q4 Turn-On




Figure 42. Q1 Turn-Off and D3 Conducting

The FAN73933 has a negative V_S transient performance curve, as shown in Figure 43.




Figure 43. Negative V_S Transient Chracteristic

Even though the FAN73933 has been shown able to handle these negative V_S tranient conditions, it is strongly recommended that the circuit designer limit the negative V_S transient as much as possible by careful PCB layout to minimize the value of parasitic elements and component use. The amplitude of negative V_S voltage is proportional to the parasitic inductances and the turn-off speed, di/dt, of the switching device.

General Guidelines

Printed Circuit Board Layout

The layout recommended for minimized parasitic elements is as follows:

- Direct tracks between switches with no loops or deviation
- Avoid interconnect links. These can add significant inductance.
- Reduce the effect of lead-inductance by lowering package height above the PCB.
- Consider co-locating both power switches to reduce track length.
- To minimize noise coupling, the ground plane should not be placed under or near the high-voltage floating side.
- To reduce the EM coupling and improve the power switch turn-on/off performance, the gate drive loops must be reduced as much as possible.

Placement of Components

The recommended selection of component is as follows:

- Place a bypass capacitor between the V_{DD} and V_{SS} pins. A ceramic 1µF capacitor is suitable for most applications. This component should be placed as close as possible to the pins to reduce parasitic elements.
- The bypass capacitor from V_{CC} to COM supports both the low-side driver and bootstrap capacitor recharge.
 A value at least ten times higher than the bootstrap capacitor is recommended.
- The bootstrap resistor, R_{BOOT}, must be considered in sizing the bootstrap resistance and the current developed during initial bootstrap charge. If the resistor is needed in series with the bootstrap diode, verify that V_B does not fall below COM (ground). Recommended use is typically 5 ~ 10Ω, which increases the V_{BS} time constant. If the votage drop of the bootstrap resistor and diode is too high or the circuit topology does not allow a sufficient charging time, a fast recovery or ultra-fast recovery diode can be used.
- The bootstrap capacitor, C_{BOOT}, uses a low-ESR capacitor, such as a ceramic capacitor.

It is stongly recommended that the placement of components is as follows:

- Place components tied to the floating voltage pins (V_B and V_S) near the respective high-voltage portions of the device and the FAN73933. NC (not connected) pins in this package maximize the distance between the high-voltage and low-voltage pins (see Figure 3.).
- Place and route for bypass capacitors and gate resistors as close as possible to gate drive IC.
- Locate the bootstrap diode, D_{BOOT}, as close as possible to bootstrap capacitor, C_{BOOT}.
- The bootstrap diode must use a lower forward voltage drop and minimal switching time as soon as possible for fast recovery or ultra-fast diode.

Physical Dimensions 8.76 8.36 0.65 7.62 5.60 6.00 1.70 **PIN ONE INDICATOR** 0.51 0.36 (0.27)⊕ 0.20M C B A **TOP VIEW** LAND PATTERN RECOMMENDATION 1.80 MAX SEE DETAIL A (R0.20)C 0.05MIN 1.27 SIDE VIEW □ 0.10 MAX C **END VIEW GAGE** NOTES: **PLANE** A) THIS DRAWING COMPLIES WITH JEDEC MS-012 (R0.10)EXCEPT AS NOTED. BY THIS DIMENSION IS OUTSIDE THE JEDEC MS-012 VALUE. C) ALL DIMENSIONS ARE IN MILLIMETERS. 0.36 D) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. **SEATING** E) LANDPATTERN STANDARD: SOIC127P600X145-14M **PLANE** F) DRAWING FILE NAME AND REVISION: M14CREV1

Figure 44. 14-Lead, Small Outline Integrated Circuit (SOIC), Non-JEDEC, .150 Inch Narrow Body, 225SOP

DETAIL A

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
Auto-SPM™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™

CTL[™]
Current Transfer Logic[™]
DEUXPEED®
Dual Cool[™]
EcoSPARK®

EfficientMaxTM
EZSWITCH^{TM*}
EZ^{TM*}

Fairchild[®]
Fairchild Semiconductor[®]
FACT Quiet Series[™]
FACT[®]

FACT*
FAST*
FastvCore**
FETBench**

FlashWriter®*
FPS™
F-PFS™
FRFET®

Global Power ResourceSM
Green FPSTM
Green FPSTM e-SeriesTM

G max™
GTO™
IntelliMAX™
ISOPLANAR™

MegaBuck™
MICROCOUPLER™
MICROFET™
MicroPak™
MillerDrive™
MotionMax™
Motion-SPM™
OPTOLOGIC®

OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFET[®] QS™ Quiet Series™ RapidConfigure™

Отм

Saving our world, 1mWWWkW at a time™ SignalWise™

SmartMax™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™.3
SuperSOT™.8
SuperSOT™.8
SuperBOS™
SyncFET™

Sync-Lock™

TINYOPTOTM
TinyPower™
TinyPVM™
TinyWire™
TriFault Detect™
TRUECURRENT™

µSerDes™

SerDes™

UHC®
Ultra FRFET™

The Power Franchise®

Wer

TinyBoost™

TinyBuck™

TinyCalc™

TinyLogic®

Ultra FRFET UniFET™ VCX™ VisualMax™ XS™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formati∨e / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Data sheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 145

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.