

SCES631-MAY 2005

FEATURES

- Qualification in Accordance With AEC-Q100 (1)
- **Qualified for Automotive Applications**
- **Customer-Specific Configuration Control Can** Be Supported Along With Major-Change Approval
- **Controlled Baseline**
 - One Assembly/Test Site, One Fabrication Site
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product-Change Notification**
- **Qualification Pedigree**
- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.1 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at $V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
- Ioff Supports Partial-Power-Down Mode . Operation
- Supports Mixed-Mode Signal Operation On All Ports (5-V Input/Output Voltage With 3.3-V V_{cc})
- Latch-Up Performance Exceeds 100 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)
- (1) Contact factory for details. Q100 gualification data available on request.

DESCRIPTION/ORDERING INFORMATION

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

ORDERING INFORMATION

T _A	PACKA	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 85°C	TSSOP – DGG	Tape and reel	CLVC16244AIDGGRQ1	C16244AQ1		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

10E [1	Ŭ	48] 20E
	2		47] 1A1
1Y2 [3		46] 1A2
GND [4		45] GND
1Y3 [5		44] 1A3
1Y4 [6		43] 1A4
V _{CC} [7		42] V _{CC}
2Y1 [8		41] 2A1
2Y2 [9		40] 2A2
GND [10		39] GND
2Y3 [11		38	2A3
2Y4 [12		37	2A4
3Y1 [13		36] 3A1
3Y2 [14		35] 3A2
GND [15		34] GND
3Y3 [16		33] 3A3
3Y4 [17		32] 3A4
V _{CC} [18		31] V _{CC}
4Y1 [19		30] 4A1
4Y2 [20		29] 4A2
GND [21		28] GND
4Y3 [22		27	4A3
4Y4 [23		26] 4A4
4 <u>0</u> [24		25	3 <u>0</u> E
	L			

DGG PACKAGE

(TOP VIEW)

SN74LVC16244A-Q1 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS



- 3Y2

4Y2

- 4Y3

- 4Y4

SCES631-MAY 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using loff. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

INPL	INPUTS						
ŌĒ	Α	Y					
L	Н	н					
L	L	L					
н	Х	Z					

FUNCTION TABLE



LOGIC DIAGRAM (POSITIVE LOGIC)

SN74LVC16244A-Q1 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES631-MAY 2005

.....

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	МАХ	UNIT
V_{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in th	e high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in th	-0.5	$V_{CC} + 0.5$	V	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC} or		±100	mA	
θ_{JA}	Package thermal impedance ⁽⁴⁾		70	°C/W	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and ouput negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating condiitons table

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V	Cupply voltage	Operating	1.65	3.6	v
V _{CC}	Supply voltage	Data retention only	1.5		V
		V _{CC} = 1.65 V to 1.95 V	0.65 x V _{CC}		
V _{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	5.5	V
v	Output up have	High or low state	0	V _{CC}	v
Vo	Output voltage	3-state	0	5.5	V
		V _{CC} = 1.65 V		-4	
	Lich lovel entruit entrept	V _{CC} = 2.3 V		-8	mA
I _{OH}	High-level output current	$V_{CC} = 2.7 V$		-12	IIIA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 1.65 V		4	
	Low lovel output ourrept	V _{CC} = 2.3 V		8	mA
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVC16244A-Q1 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES631-MAY 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CC	ONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
	I _{OH} = −100 μA		1.65 V to 3.6 V	$V_{CC} - 0.2$			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
N/	I _{OH} = -8 mA		2.3 V	1.7			v
V _{OH}	10 m		2.7 V	2.2			v
	I _{OH} = -12 mA		3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
	I _{OL} = 4 mA		1.65 V			0.45	
V _{OL}	I _{OL} = 8 mA		2.3 V			0.7	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _{Off}	$V_1 \text{ or } V_0 = 5.5 \text{ V}$		0			±10	μA
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±10	μA
I	$V_{I} = V_{CC}$ or GND		261			20	۸
I _{CC}	$3.6 \text{ V} \le V_1 \le 5.5 \text{ V}^{(2)}$	$I_0 = 0$	3.6 V			20	μA
ΔI_{CC}	One input at $V_{CC} - 0.6 V$,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
Ci	$V_{I} = V_{CC} \text{ or } GND$		3.3 V			pF	
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF

All typical values are at V_{CC} = 3.3 V, T_A = 25?C. This applies in the disabled state only. (1) (2)

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	V _{CC} = 1.8 V		V_{CC} = 2.5 V \pm 0.2 V		2.7 V	V_{CC} = 3.3 V ± 0.3 V		UNIT
	(INFUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y	0.5	6.6	0.5	5.9	0.5	4.7	0.5	4.1	ns
t _{en}	ŌĒ	Y	0.5	7.5	0.5	6.7	0.5	5.8	0.5	4.6	ns
t _{dis}	OE	Y	0.5	10.3	0.5	8.3	0.5	6.2	0.5	5.8	ns
t _{sk(o)}										1	ns


Operating Characteristics

T_A = 25?C

	PARAMETER	1	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
C	Power dissipation capacitance	Outputs enabled	£ 10 MUL	33	35	39	рF	
C _{pd}	per buffer/driver	Outputs disabled	f = 10 MHz	2	3	4		


SCES631-MAY 2005

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	INF	PUTS		V	•	-	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	ν _Δ
$1.8~V\pm0.15~V$	V _{CC} ≤2 ns		V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V




PULSE DURATION



PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CLVC16244AIDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C16244AQ1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC16244A-Q1 :



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: SN74LVC16244A

• Enhanced Product: SN74LVC16244A-EP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC16244AIDGGRQ1	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

12-May-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC16244AIDGGRQ1	TSSOP	DGG	48	2000	367.0	367.0	45.0

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.


MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated