SCAS253B - MARCH 1990 - REVISED APRIL 1998


- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- Data Rates From up to 40 MHz
- Fall-Through Time 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Package (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


description

This 80-bit memory uses advanced low-power Schottky technology and features high speed and a fast fall-through time. It is organized as 16 words by 5 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates up to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.





Status of the FIFO memory is monitored by the FULL, EMPTY, FULL-1, and EMPTY+1 output flags. The FULL output is low when the memory is full and high when it is not full. The FULL-1 output is low when the memory contains 15 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY+1 output is low when one word remains in memory.

A low level on the reset (\overline{RST}) input resets the internal stack control pointers and also sets \overline{EMPTY} low and sets \overline{FULL} , $\overline{FULL-1}$, and $\overline{EMPTY+1}$ high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a \overline{RST} pulse or from an empty condition, causes \overline{EMPTY} to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.


The SN74ALS233B is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.





timing diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} | | 7 V |
|--|--------------|------------------|
| Input voltage, V _I | | 7 V |
| Voltage applied to a disabled 3-state output | | 5.5 V |
| Package thermal impedance, θ _{JA} (see Note 1): | : DW package | 97°C/W |
| | FN package | 83°C/W |
| | N package | 67°C/W |
| Storage temperature range, T _{stg} | | . −65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCAS253B - MARCH 1990 - REVISED APRIL 1998

recommended operating conditions (see Note 2)

| | | MIN | NOM | MAX | UNIT | |
|-----|--------------------------------|--------------|-----|-----|------|----|
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | V | |
| VIH | High-level input voltage | 2 | | | V | |
| VIL | Low-level input voltage | | | | | |
| lau | Link lavel autout aumant | Q outputs | | | -1.6 | |
| ЮН | High-level output current | Status flags | | | -0.4 | mA |
| la. | Low-level output current | Q outputs | | | 24 | mA |
| IOL | Low-level output current | | | 8 | ША | |
| TA | Operating free-air temperature | 0 | | 70 | °C | |

NOTE 2: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the V_{IL}, V_{IH}, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST | TEST CONDITIONS | | | | |
|------------------|------------------|---|----------------------------|------------------------|------|-----|---|
| VIK | | $V_{CC} = 4.5 \text{ V},$ | I _I = -18 mA | | -1.2 | V | |
| V | Q outputs | $V_{CC} = 4.5 \text{ V},$ | $I_{OH} = -2.6 \text{ mA}$ | 2.4 3.2 | ! | V | |
| VOH | Status flags | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -0.4 \text{ mA}$ | V _{CC} -2 | | V | |
| | Q outputs | V00 - 4 5 V | I _{OL} = 12 mA | 0.25 | 0.4 | | |
| \ \/ a. | | V _{CC} = 4.5 V | $I_{OL} = 24 \text{ mA}$ | 0.35 | 0.5 | V | |
| VOL | VOL Status flags | Ctatus flags | Van 45V | I _{OL} = 4 mA | 0.25 | 0.4 | V |
| | | V _{CC} = 4.5 V | $I_{OL} = 8 \text{ mA}$ | 0.35 | 0.5 | | |
| lozh | | V _{CC} = 5.5 V, | V _O = 2.7 V | | 20 | μΑ | |
| lozL | | V _{CC} = 5.5 V, | V _O = 0.4 V | | -20 | μΑ | |
| ΙΙ | | V _{CC} = 5.5 V, | V _I = 7 V | | 0.1 | mA | |
| lн | | V _{CC} = 5.5 V, | V _I = 2.7 V | | 20 | μΑ | |
| Ι _Ι L | | V _{CC} = 5.5 V, | V _I = 0.4 V | | -0.2 | mA | |
| lo [‡] | | V _{CC} = 5.5 V, | V _O = 2.25 V | -30 | -112 | mA | |
| Icc | | V _{CC} = 5.5 V | | 88 | 133 | mA | |

 $[\]uparrow$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, Ios.

SN74ALS233B 16×5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253B - MARCH 1990 - REVISED APRIL 1998


timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


| | | | MIN | NOM | MAX | UNIT | |
|------------------------|-----------------|-----------------------------|-----|-----|-----|-------|--|
| ٤ | Clock frequency | LDCK | | | 40 | MHz | |
| fclock | Clock frequency | UNCK | | | 40 | IVITZ | |
| | | RST low | 18 | | | | |
| t _W Pulse d | | LDCK low | 15 | | | | |
| | Pulse duration | LDCK high | 10 | | | ns | |
| | | UNCK low | 15 | | | | |
| | | UNCK high | 10 | | | | |
| | | Data before LDCK↑ | 8 | | | | |
| t _{su} | Setup time | RST (inactive) before LDCK↑ | 5 | | | ns | |
| | | LDCK (inactive) before RST↑ | 5 | | | | |
| th | Hold time | Data after LDCK↑ | 5 | | | ns | |


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
|------------------|-----------------|----------------|-----|-----|------|
| f _{max} | LDCK, UNCK | | 40 | | MHz |
| | LDCK↑ | Any Q | 6 | 32 | ns |
| ^t pd | UNCK↑ | Ally Q | 6 | 30 | 115 |
| ^t PLH | LDCK↑ | EMPTY | 5 | 25 | ns |
| 4 | UNCK↑ | FUETV | 6 | 27 | |
| ^t PHL | RST↓ | EMPTY | 5 | 25 | ns |
| | LDCK↑ | (^ | | 34 | |
| ^t pd | UNCK↑ | EMPTY+1 | 7 | 34 | ns |
| t _{PLH} | RST↓ | EMPTY+1 | 8 | 31 | ns |
| | LDCK↑ | <u> </u> | 9 | 33 | 20 |
| ^t pd | UNCK↑ | FULL-1 | 8 | 32 | ns |
| t _{PLH} | RST↓ | FULL-1 | 11 | 32 | ns |
| t _{PHL} | LDCK↑ | FULL | 6 | 27 | ns |
| tour | UNCK↑ | <u></u> | 5 | 25 | ne |
| ^t PLH | RST↓ | FULL | 9 | 30 | ns |
| t _{en} | OE↑ | Q | 2 | 15 | ns |
| ^t dis | OE↓ | Q | 1 | 15 | ns |

PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





i.com 19-Sep-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|---------------------|-------------------------|------------------|------------------------------|
| SN74ALS233BDW | OBSOLETE | SOIC | DW | 20 | TBD | Call TI | Call TI |
| SN74ALS233BDWR | OBSOLETE | SOIC | DW | 20 | TBD | Call TI | Call TI |
| SN74ALS233BFN | OBSOLETE | PLCC | FN | 20 | TBD | Call TI | Call TI |
| SN74ALS233BN | OBSOLETE | PDIP | N | 20 | TBD | Call TI | Call TI |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018





11-Apr-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|----------|--------------|---------|------|---------|----------|------------------|---------------|--------------|-------------------|---------|
| | (1) | | Drawing | | Qty | (2) | | (3) | | (4) | |
| SN74ALS233BDW | OBSOLETE | SOIC | DW | 20 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN74ALS233BDWR | OBSOLETE | SOIC | DW | 20 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN74ALS233BFN | OBSOLETE | PLCC | FN | 20 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN74ALS233BN | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI | 0 to 70 | | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity