# 4 A Single Load Switch for Low Voltage Rail

The NCP458R and NCP459 are power load switch with very low Ron NMOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, thanks to a best in class current consumption optimization with NMOS structure, leakage currents are drastically decreased. Offering optimized leakages isolation on the ICs connected on the battery.

Output discharge path is proposed, in the NCP459 version, to eliminate residual voltages on the external components connected on output pin.

Reverse voltage protection, from OUT to IN is offered in the NCP458R version.

Proposed in wide input voltage range from 0.75~V to 5.5~V, and a very small CSP8  $1~x~2~mm^2$ .

#### **Features**

- 0.75 V − 5.5 V Operating Range
- 11 mΩ N-MOSFET
- Vbias Rail Input
- DC Current up to 4 A
- Output Auto-Discharge Option
- Reverse Blocking Option
- Active High EN Pin
- CSP8, 1 x 2 mm<sup>2</sup>, Pitch 0.5 mm

#### **Typical Applications**

- Notebooks
- Tablets
- Wireless
- Mobile Phones
- Digital Cameras



## ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAM



#### WLCSP8 CASE 567HD

XXXX AYWW=

A = Assembly Location
Y = Year

WW = Work Week
■ = Pb–Free Package

#### **PINOUT**

1 2

A (EN) (GATE)

B (IN) (OUT)

C (IN) (OUT)

D (VBIAS) (GND)

(Top View)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 12 of this data sheet.




Figure 1. Typical Application Schematic




Figure 2. Application Schematic with Vbias Connected to IN and No Gate Delay

# PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description
EN	A1	INPUT	Enable input, logic high turns on power switch .
IN	B1, C1	POWER	Load-switch input pin.
VBIAS	D1	POWER	External supply voltage input.
GATE	A2	INPUT	OUT pin slew rate control (t <sub>rise</sub> ).
OUT	B2, C2	POWER	Load-switch output pin.
GND	D2	POWER	Ground connection.

# **BLOCK DIAGRAMS**




Figure 3. NCP458R Block Diagram




Figure 4. NCP459 Block Diagram

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
IN, OUT, EN, VBIAS, GATE Pins: (Note 1)	V <sub>EN</sub> , V <sub>IN</sub> , V <sub>OUT,</sub> V <sub>BIAS</sub> , V <sub>GATE</sub>	-0.3 to +6.5	V
From IN to OUT Pins: Input/Output (Note 1) NCP459	$V_{IN}$ , $V_{OUT}$	0 to + 6.5	V
From IN to OUT Pins: Input/Output (Note 1) NCP458R	$V_{IN}$ , $V_{OUT}$	±6.5	V
Human Body Model (HBM) ESD Rating are (Note 2)	ESD HBM	2000	V
Machine Model (MM) ESD Rating are (Note 2)	ESD MM	200	V
Latch-up protection (Note 3) - Pins IN, OUT, EN, VBIAS and GATE	LU	100	mA
Maximum Junction Temperature	T <sub>J</sub>	-40 to + 125	°C
Storage Temperature Range	T <sub>STG</sub>	-40 to + 150	°C
Moisture Sensitivity (Note 4)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. According to JEDEC standard JESD22-A108.
- 2. This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22-A114 for all pins.
  - Machine Model (MM) ±250 V per JEDEC standard: JESD22–A115 for all pins.
- Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
   Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	Operational Power Supply		0.75		5.5	V
V <sub>EN</sub>	Enable Voltage		0		5.5	V
V <sub>BIAS</sub>	Bias voltage ( $V_{BIAS} \ge best of V_{IN}, V_{OUT}$ )		1.2		5.5	V
T <sub>A</sub>	Ambient Temperature Range		- 40	25	+ 85	°C
C <sub>IN</sub>	Decoupling input capacitor		100			nF
C <sub>OUT</sub>	Decoupling output capacitor		100			nF
$R_{\theta JA}$	Thermal Resistance Junction to Air	CSP8 (Note 5)		90		°C/W
	DC current			4	4.5	Α
l <sub>OUT</sub>	AC current 1 ms @ 217 Hz				5	Α
	AC current 100 μs spike				15	А
P <sub>D</sub>	Power Dissipation Rating (Note 6)			0.315		W

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 5. The  $R_{\theta JA}$  is dependent of the PCB heat dissipation and thermal via.
- 6. The maximum power dissipation (PD) is given by the following formula:

$$P_{D} = \frac{T_{JMAX} - T_{A}}{R_{\theta JA}}$$

**ELECTRICAL CHARACTERISTICS** Min & Max Limits apply for  $T_A$  between  $-40^{\circ}C$  to  $+85^{\circ}C$  for  $V_{IN}$  between 0.75 V and 5.5 V, and  $V_{BIAS}$  between 1.2 V and 5.5 V (Unless otherwise noted). Typical values are referenced to  $T_A$  = + 25°C,  $V_{IN}$  = 3.3 V and  $V_{BIAS}$  = 5 V (Unless otherwise noted).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
POWER SI	WITCH						
		,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,,	T <sub>A</sub> = 25°C		11	20	
		$V_{IN} = V_{BIAS} = 5.5 \text{ V}$	T <sub>J</sub> = 125°C			24	
		V <sub>IN</sub> = V <sub>BIAS</sub> = 3.3 V	T <sub>A</sub> = 25°C		11	20	
			T <sub>J</sub> = 125°C			24	
		V V 40V	T <sub>A</sub> = 25°C		12	20	
Í		$V_{IN} = V_{BIAS} = 1.8 \text{ V}$	T <sub>J</sub> = 125°C			24	1
В	Static drain-source	\/ \/ 45\/	T <sub>A</sub> = 25°C		13	20	mΩ
R <sub>DS(on)</sub>	on-state resistance for each rail	$V_{IN} = V_{BIAS} = 1.5 V$	T <sub>J</sub> = 125°C			24	1
		V V 42V	T <sub>A</sub> = 25°C		13	20	1
		$V_{IN} = V_{BIAS} = 1.2 V$	T <sub>J</sub> = 125°C			24	1
ı		V <sub>IN</sub> = 1.0 V	T <sub>A</sub> = 25°C		14	24	1
		$V_{BIAS} = 1.2 V$	T <sub>J</sub> = 125°C			30	1
		V <sub>IN</sub> = 0.8 V	T <sub>A</sub> = 25°C		17	30	1
		$V_{BIAS} = 1.2 V$	T <sub>J</sub> = 125°C			35	
R <sub>DIS</sub>	Output discharge path		EN = low, NCP459		230	300	Ω
TIMINGS					<u>!</u>	<u>!</u>	<u> </u>
	Output rise time From 10% to 90% of V <sub>OUT</sub>		No cap on GATE pin		0.26		ms
$T_{R}$			Gate capacitor = 1 nF		1.5		
			Gate capacitor = 10 nF		15		
_	Enable time From En	V <sub>IN</sub> = 5 V	Without Cgate		10		μs
T <sub>en</sub>	V <sub>ih</sub> to 10% of V <sub>OUT</sub>	$C_{LOAD} = 1 \mu F,$ $R_{LOAD} = 25 \Omega$	With 1 nF on Gate		60		μS
T <sub>F</sub>	Fall Time. From 90% to 10% of V <sub>OUT</sub>				50		μs
Tdis	Disable time		From EN to 90% Vout		75		μs
	Output rise time		No cap on GATE pin		0.25	0.5	,
$T_{R}$	From 10% to 90% of		Gate capacitor = 1 nF		1		ms
	V <sub>OUT</sub>		Gate capacitor = 10 nF		10		
	Enable time	V <sub>IN</sub> = 3.3 V	Without Cgate, NCP459		20	50	μs
T <sub>en</sub>	From En V <sub>ih</sub> to 10%		Without Cgate, NCP458R		90	150	μs
	of V <sub>OUT</sub>		With 1 nF on Gate		114		μs
T <sub>F</sub>	Output fall time From 90% to 10% of Vout				60	120	μs
	Output rise time From 10% to 90% of V <sub>OUT</sub>		No cap on GATE pin		0.12		ms
$T_{R}$		V <sub>IN</sub> = 1.8 V	Gate capacitor = 1 nF		0.6		
			Gate capacitor = 10 nF		5.5		
т	Enable time From En	$C_{LOAD} = 1 \mu F$ ,	Without Cgate		15		μs
T <sub>en</sub>	V <sub>ih</sub> to 10% of V <sub>OUT</sub>		With 1 nF on Gate		85		μs
T <sub>F</sub>	Output fall time From 90% to 10% of V <sub>OUT</sub>				35		μs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Parameters are guaranteed for C<sub>LOAD</sub> and R<sub>LOAD</sub> connected to the OUT pin with respect to the ground

**ELECTRICAL CHARACTERISTICS** Min & Max Limits apply for  $T_A$  between  $-40^{\circ}C$  to  $+85^{\circ}C$  for  $V_{IN}$  between 0.75 V and 5.5 V, and  $V_{BIAS}$  between 1.2 V and 5.5 V (Unless otherwise noted). Typical values are referenced to  $T_A$  = + 25°C,  $V_{IN}$  = 3.3 V and  $V_{BIAS}$  = 5 V (Unless otherwise noted).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
TIMINGS				•		•	
	Output rise time	\/ = 1 \/	No cap on GATE pin		0.01		
T <sub>R</sub>	Output rise time From 10% to 90% of	$V_{IN}$ = 1 V $C_{LOAD}$ = 1 $\mu$ F, $R_{LOAD}$ = 25 $\Omega$	Gate capacitor = 1 nF		1		ms
	V <sub>OUT</sub>		Gate capacitor = 10 nF		13		1
<b>-</b>	Enable time From En	V <sub>IN</sub> = 1 V	Without Cgate		10		μS
T <sub>en</sub>	V <sub>ih</sub> to 10% of V <sub>OUT</sub>	$C_{LOAD} = 1 \mu F$	With 1 nF on Gate		0.4		ms
T <sub>F</sub>	Output fall time	$R_{LOAD} = 25 \Omega$			20		μs
Logic							
V <sub>IH</sub>	High-level input voltage			0.9			V
V <sub>IL</sub>	Low-level input voltage					0.4	V
R <sub>EN</sub>	Pull down resistor			3		7	МΩ
REVERSE	CURRENT BLOCKING						
V <sub>rev_thr</sub>	Reverse threshold	V	OUT - VIN		45		mV
V <sub>rev_hyst</sub>	Reverse threshold hysteresis				60		mV
T <sub>rev</sub>	Reverse comparator response time	V <sub>OUT</sub> – Vin > V <sub>rev_thr</sub>			2.5		μS
QUIESCEN	IT CURRENT- NCP458R					•	
I <sub>VBIAS</sub>	V <sub>BIAS</sub> Quiescent current	V <sub>BIAS</sub> = 3.3 V, EN = high			1.5	6	μΑ
I <sub>INQ</sub>	IN Quiescent current	E	EN = high		0.01	0.3	μΑ
I <sub>STBIN</sub>	Standby current IN		$v$ current, $V_{IN} = 3.3 \text{ V}$ , without charge path.		0.01	0.3	μΑ
I <sub>STDVbias</sub>	Standby current V <sub>BIAS</sub>	V <sub>BIAS</sub> =	3.3 V EN = low		0.4	1.5	μΑ
I <sub>out_leak</sub>	Output leakage current	IN connected to GND, V <sub>OUT</sub> = 5 V			0.01	0.5	μΑ
QUIESCEN	IT CURRENT – NCP459			-	•	•	•
I <sub>VBIAS</sub>	V <sub>BIAS</sub> Quiescent current	V <sub>BIAS</sub> = 3.3 V, EN = high			1.3	5	μΑ
I <sub>INQ</sub>	IN Quiescent current	EN = high			0.01	0.3	μΑ
I <sub>STBIN</sub>	Standby current IN	EN = low, IN standby current, V <sub>IN</sub> = 3.3 V, with discharge path. NCP459.			0.01	0.3	μΑ
I <sub>STDVbias</sub>	Standby current V <sub>BIAS</sub>	V <sub>BIAS</sub> = 3.3 V EN = low			0.4	1.5	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Parameters are guaranteed for C<sub>LOAD</sub> and R<sub>LOAD</sub> connected to the OUT pin with respect to the ground

# **TIMINGS**





Figure 5. Enable, Rise and Fall Time

#### **TYPICAL CHARACTERISTICS**



http://onsemi.com

**V<sub>BIAS</sub>** (V), Over Temperature Range

V<sub>BIAS</sub> (V), Over Temperature Range

## **TYPICAL CHARACTERISTICS**




Figure 12. NCP459 Quiescent Current ( $\mu A$ ) vs  $V_{BIAS}$  (V), Over Temperature Range




Figure 13. Enable Time ( $\mu$ s) vs  $V_{IN}$  (V) , Over Temperature Range (without Cgate)




Figure 14. Rise Time (ms) vs V<sub>IN</sub> (V), Over Temperature Range (without Cgate)




Figure 15. Disable Time ( $\mu$ s) vs V<sub>IN</sub> (V), Over Temperature Range V<sub>BIAS</sub> and V<sub>IN</sub> Tied Together




Figure 16. Fall Time ( $\mu$ s) vs V<sub>IN</sub> (V), Over Temperature Range V<sub>BIAS</sub> and V<sub>IN</sub> Tied Together R<sub>load</sub> 25  $\Omega$ 

#### **FUNCTIONAL DESCRIPTION**

#### Overview

The NCP458R and NCP459 are high side N channel MOSFET power distribution switch designed to isolate ICs connected on the battery or DCDC supplies in order to save energy. The part can be used with a wide range of supply from 0.75 V to 5.5 V.

#### **Enable Input**

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing NMOS switch off.

The IN/OUT path is activated with a minimum of  $V_{BIAS}$  min, Vin min and EN forced to high level.

## Auto Discharge (Optional - NCP459)

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level.

In order to limit the current across the internal discharge Nmosfet, the typical value is set at R<sub>DIS</sub> value.

#### **Vbias Rail**

The core of the IC is supplied thanks to Vbias supply rail (common +5 V, 3.3 V, 1.8 V, 1.2 V). Indeed, no current consumption is used on IN pin, allowing to improve power saving of the rail that must be isolated by the power switch.

If Vbias rail is not available or used, Vbias pin and Vin pin can be connected together as close as possible the DUT. A minimum of 1.2 V is necessary to control the IC.

#### Output rise time - Gate control

The NMOS is control with internal charge pump and driver. A minimum gate slew rate is internally set to avoid huge inrush current when EN is set from low to high. The default gate slew rate depends on Vin level. The higher Vin level, the longer rise time.

In addition, an external capacitor can be connected between Gate pin and GND in order to slow down the gate rising. See electrical table for more details.

#### **Cin and Cout Capacitors**

 $100~\mathrm{nF}$  external capacitors must be connected as close as possible the DUT for noise immunity and better stability. In case of input hot plug (input voltage connected with fast slew rate – few  $\mu s$  – it's strongly recommended to avoid big capacitor connected on the input. That allows to avoid input over voltage transients.

## Reverse Blocking Control (Optional NCP458R)

A reverse blocking control circuitry is embedded to eliminate leakages from OUT to IN in case of Vout > Vin.

A comparator measures the dropout voltage on the switch between OUT and IN and turn off the NMOS if this voltage exceeds specified reverse voltage.

#### APPLICATION INFORMATION

#### **Power Dissipation**

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$P_D = R_{DS(on)} \times (I_{OUT})^2$$
 (eq. 1)

P<sub>D</sub> = Power dissipation (W)

 $R_{DS(on)}$  = Power MOSFET on resistance ( $\Omega$ )

 $I_{OUT}$  = Output current (A)

$$T_{J} = P_{D} \times R_{\theta JA} + T_{A}$$
 (eq. 2)

 $T_J$  = Junction temperature (°C

 $R_{\theta JA}$  = Package thermal resistance (°C/W)

 $T_A$  = Ambient temperature (°C)




Figure 17. Demonstration Board (top view)

#### **Demoboard**

The NCP458R and NCP459 integrate a 4 A rated NMOS FET, and the PCB rules must be respected to properly evacuate the heat out of the silicon.

The package is a CSP and due to the low thermal resistance of the silicon, all the balls can be used to improved power dissipation. Indeed, even if the power crosses the IN / OUT pins only, all the balls around this power area should be connected to the larger PCB area.

In the below PCB example (application demonstration board), all the PCB areas connected to 6 balls are enlarged. In addition vias are connected to bottom side with exactly same form factor of the other PCB side.

Additional improvements can be done also by using more copper thickness and the thinner epoxy as possible.




Figure 18. Demonstration Board (bottom view)




Figure 19. Demonstration Board Schematic

# **BILL OF MATERIAL TABLE**

Quantity	Reference schem	Part description	Part number	Manufacturer
2	IN, OUT	Socket, 4mm, metal, PK5	B010	HIRSCHMANN
4	IN_2, OUT_2, VBIAS, EN	HEADER200	2.54 mm, 77313-101-06LF	FC
1	J9 (Bat)	HEADER200-2	2.54 mm, 77313-101-06LF	FC
3	C1, C2, C4	1uF	GRM155R70J105KA12#	Murata
1	C3	1nF, Not mounted	GRM188R60J102ME47#	Murata
1	D1, D2	TVS	ESD9x	ON Semiconductor
2	GND2,GND	GND JUMPER	D3082F05	Harvin
2	R2, R3	Resistor 100k 0603	MC 0.063 0603 1% 100K	MULTICOMP
1	U1	Load switch	NCP458 - 459	ON Semiconductor


#### **ORDERING INFORMATION**

Device	Options	Marking	Package	Shipping <sup>†</sup>
NCP458RFCT2G	Reverse Voltage Protection	458RdYWW	WLCSP 1 x 2 mm (Pb-Free)	3000 Tape / Reel
NCP458RFCCT2G	Reverse Voltage Protection, Die Coating	458RCdYWW	WLCSP 1 x 2 mm (Pb-Free)	3000 Tape / Reel
NCP459FCT2G	Discharge Path	459dYWW	WLCSP 1 x 2 mm (Pb-Free)	3000 Tape / Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### WLCSP8, 2.0x1.0 CASE 567HD **ISSUE O**




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- ASME 114.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.

ONOTHIO OF THE COLL				
	MILLIMETERS			
DIM	MIN MAX			
Α		0.66		
A1	0.21	0.27		
A2	0.36	REF		
b	0.29 0.3			
D	2.00 BSC			
E	1.00 BSC			
е	0.50 BSC			

#### RECOMMENDED **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative