



# 74ABT573

## Octal D-Type Latch with 3-STATE Outputs

### Features

- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to ABT373
- 3-STATE outputs for bus interfacing
- Output sink capability of 64mA, source capability of 32mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50pF and 250pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High-impedance, glitch-free bus loading during entire power up and power down
- Nondestructive, hot insertion capability

### General Description


The ABT573 is an octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ( $\overline{OE}$ ) inputs.

This device is functionally identical to the ABT373 but has broadside pinouts.


### Ordering Information

Order Number	Package Number	Package Description
74ABT573CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ABT573CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT573CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74ABT573CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

 All packages are lead free per JEDEC: J-STD-020B standard.

### Connection Diagram



### Functional Description

The ABT573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

### Pin Descriptions

Pin Names	Descriptions
$D_0$ – $D_7$	Data Inputs
LE	Latch Enable Input (Active HIGH)
$\overline{OE}$	3-STATE Output Enable Input (Active LOW)
$O_0$ – $O_7$	3-STATE Latch Outputs

### Function Table

Inputs			Outputs
$\overline{OE}$	LE	D	O
L	H	H	H
L	H	L	L
L	L	X	$O_0$
H	X	X	Z


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

$O_0$  = Value stored from previous clock cycle

### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
$T_{STG}$	Storage Temperature	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
$T_A$	Ambient Temperature Under Bias	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
$T_J$	Junction Temperature Under Bias	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
$V_{CC}$	$V_{CC}$ Pin Potential to Ground Pin	$-0.5\text{V}$ to $+7.0\text{V}$
$V_{IN}$	Input Voltage <sup>(1)</sup>	$-0.5\text{V}$ to $+7.0\text{V}$
$I_{IN}$	Input Current <sup>(1)</sup>	$-30\text{mA}$ to $+5.0\text{mA}$
$V_O$	Voltage Applied to Any Output Disabled or Power-Off State HIGH State	$-0.5\text{V}$ to $5.5\text{V}$ $-0.5\text{V}$ to $V_{CC}$
	Current Applied to Output in LOW State (Max.)	twice the rated $I_{OL}$ (mA)
	DC Latchup Source Current	$-500\text{mA}$
	Over Voltage Latchup (I/O)	10V

### Note:

1. Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
$T_A$	Free Air Ambient Temperature	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
$V_{CC}$	Supply Voltage	$+4.5\text{V}$ to $+5.5\text{V}$
$\Delta V / \Delta t$	Minimum Input Edge Rate	
	Data Input	50mV/ns
	Enable Input	20mV/ns

## DC Electrical Characteristics

Symbol	Parameter		V <sub>CC</sub>	Conditions	Min.	Typ.	Max.	Units
V <sub>IH</sub>	Input HIGH Voltage			Recognized HIGH Signal	2.0			V
V <sub>IL</sub>	Input LOW Voltage			Recognized LOW Signal			0.8	V
V <sub>CD</sub>	Input Clamp Diode Voltage		Min.	I <sub>IN</sub> = -18mA			-1.2	V
V <sub>OH</sub>	Output HIGH Voltage		Min.	I <sub>OH</sub> = -3mA	2.5			V
				I <sub>OH</sub> = -32mA	2.0			
V <sub>OL</sub>	Output LOW Voltage		Min.	I <sub>OL</sub> = 64mA			0.55	V
I <sub>IH</sub>	Input HIGH Current		Max.	V <sub>IN</sub> = 2.7V <sup>(3)</sup>			1	μA
				V <sub>IN</sub> = V <sub>CC</sub>			1	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test		Max.	V <sub>IN</sub> = 7.0V			7	μA
I <sub>IL</sub>	Input LOW Current		Max.	V <sub>IN</sub> = 0.5V <sup>(3)</sup>			-1	μA
				V <sub>IN</sub> = 0.0V			-1	
V <sub>ID</sub>	Input Leakage Test		0.0	I <sub>ID</sub> = 1.9 μA, All Other Pins Grounded	4.75			V
I <sub>OZH</sub>	Output Leakage Current		0-5.5V	V <sub>OUT</sub> = 2.7V, $\overline{OE}$ = 2.0V			10	μA
I <sub>OZL</sub>	Output Leakage Current		0-5.5V	V <sub>OUT</sub> = 0.5V, $\overline{OE}$ = 2.0V			-10	μA
I <sub>OS</sub>	Output Short-Circuit Current		Max.	V <sub>OUT</sub> = 0.0V	-100		-275	mA
I <sub>CEX</sub>	Output HIGH Leakage Current		Max.	V <sub>OUT</sub> = V <sub>CC</sub>			50	μA
I <sub>ZZ</sub>	Bus Drainage Test		0.0	V <sub>OUT</sub> = 5.5V, All Others GND			100	μA
I <sub>CCH</sub>	Power Supply Current		Max.	All Outputs HIGH			50	μA
I <sub>CCL</sub>	Power Supply Current		Max.	All Outputs LOW			30	mA
I <sub>CCZ</sub>	Power Supply Current		Max.	$\overline{OE}$ = V <sub>CC</sub> , All Others at V <sub>CC</sub> or GND			50	μA
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input	Outputs Enabled	Max.	V <sub>I</sub> = V <sub>CC</sub> - 2.1V			2.5	mA
		Outputs 3-STATE		Enable Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V			2.5	
		Outputs 3-STATE		Data Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V, All Others at V <sub>CC</sub> or GND			2.5	
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load <sup>(3)</sup>		Max.	Outputs Open, $\overline{OE}$ = GND, LE = V <sub>CC</sub> <sup>(2)</sup> , One-Bit Toggling, 50% Duty Cycle			0.12	mA/MHz

**Notes:**

- For 8-bits toggling, I<sub>CCD</sub> < 0.8mA/MHz.
- Guaranteed but not tested.

## DC Electrical Characteristics

SOIC package.

Symbol	Parameter	V <sub>CC</sub>	Conditions C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω	Min.	Typ.	Max.	Units
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	T <sub>A</sub> = 25°C <sup>(4)</sup>		0.7	1.0	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	T <sub>A</sub> = 25°C <sup>(4)</sup>	-1.5	-1.2		V
V <sub>OHV</sub>	Minimum HIGH Level Dynamic Output Voltage	5.0	T <sub>A</sub> = 25°C <sup>(5)</sup>	2.5	3.0		V
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	T <sub>A</sub> = 25°C <sup>(6)</sup>	2.2	1.8		V
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	T <sub>A</sub> = 25°C <sup>(6)</sup>		1.0	0.7	V

### Notes:

- Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
- Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
- Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). Guaranteed, but not tested.

## AC Electrical Characteristics

SOIC and SSOP package.

Symbol	Parameter	T <sub>A</sub> = +25°C, V <sub>CC</sub> = +5.0V, C <sub>L</sub> = 50pF			T <sub>A</sub> = -40°C to +85°C, V <sub>CC</sub> = 4.5V to 5.5V, C <sub>L</sub> = 50pF		Units
		Min.	Typ.	Max.	Min.	Max.	
t <sub>PLH</sub>	Propagation Delay, D <sub>n</sub> to O <sub>n</sub>	1.9	2.7	4.5	1.9	4.5	ns
t <sub>PHL</sub>		1.9	2.8	4.5	1.9	4.5	
t <sub>PLH</sub>	Propagation Delay, LE to O <sub>n</sub>	2.0	3.1	5.0	2.0	5.0	ns
t <sub>PHL</sub>		2.0	3.0	5.0	2.0	5.0	
t <sub>PZH</sub>	Output Enable Time	1.5	3.1	5.3	1.5	5.3	ns
t <sub>PZL</sub>		1.5	3.1	5.3	1.5	5.3	
t <sub>PHZ</sub>	Output Disable Time	2.0	3.6	5.4	2.0	5.4	ns
t <sub>PLZ</sub>		2.0	3.4	5.4	2.0	5.4	

## AC Operating Requirements

SOIC and SSOP package.

Symbol	Parameter	$T_A = +25^\circ\text{C}$ , $V_{CC} = +5.0\text{V}$ , $C_L = 50\text{pF}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , $V_{CC} = 4.5\text{V to } 5.5\text{V}$ , $C_L = 50\text{pF}$		Units
		Min.	Typ.	Max.	Min.	Max.	
$f_{\text{TOGGLE}}$	Max Toggle Frequency		100				MHz
$t_{\text{S}}(\text{H})$	Set Time, HIGH or LOW $D_n$ to LE	1.5			1.5		ns
$t_{\text{S}}(\text{L})$		1.5			1.5		
$t_{\text{H}}(\text{H})$	Hold Time, HIGH or LOW $D_n$ to LE	1.0			1.0		ns
$t_{\text{H}}(\text{L})$		1.0			1.0		
$t_{\text{W}}(\text{H})$	Pulse Width, LE HIGH	3.0			3.0		ns

## Extended AC Electrical Characteristics

SOIC package.

Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , $V_{CC} = 4.5\text{V to } 5.5\text{V}$ , $C_L = 50\text{pF}$ , 8 Outputs Switching <sup>(7)</sup>		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , $V_{CC} = 4.5\text{V to } 5.5\text{V}$ , $C_L = 250\text{pF}$ <sup>(8)</sup>		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , $V_{CC} = 4.5\text{V to } 5.5\text{V}$ , $C_L = 250\text{pF}$ , 8 Outputs Switching <sup>(9)</sup>		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{\text{PLH}}$	Propagation Delay, $D_n$ to $O_n$	1.5	5.2	2.0	6.8	2.0	9.0	ns
$t_{\text{PHL}}$		1.5	5.2	2.0	6.8	2.0	9.0	
$t_{\text{PLH}}$	Propagation Delay, LE to $O_n$	1.5	5.5	2.0	7.5	2.0	9.5	ns
$t_{\text{PHL}}$		1.5	5.5	2.0	7.5	2.0	9.5	
$t_{\text{PZH}}$	Output Enable Time	1.5	6.2	2.0	8.0	2.0	10.5	ns
$t_{\text{PZL}}$		1.5	6.2	2.0	8.0	2.0	10.5	
$t_{\text{PHZ}}$	Output Disable Time	1.0	5.5	(10)		(10)		ns
$t_{\text{PLZ}}$		1.0	5.5					

### Notes:

- This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
- This specification is guaranteed but not tested. The limits represent propagation delay with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load. This specification pertains to single output switching only.
- This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50pF load capacitors in the standard AC load.
- The 3-STATE delay times are dominated by the RC network (500Ω, 250pF) on the output and has been excluded from the datasheet.

**Skew<sup>(11)</sup>**

SOIC package.

Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , $V_{CC} = 4.5\text{V to } 5.5\text{V}$ , $C_L = 50\text{pF}$ , 8 Outputs Switching <sup>(11)</sup>	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , $V_{CC} = 4.5\text{V to } 5.5\text{V}$ , $C_L = 250\text{pF}$ , 8 Outputs Switching <sup>(12)</sup>	Units
		Max.	Max.	
$t_{OSHL}^{(13)}$	Pin to Pin Skew, HL Transitions	1.0	1.5	ns
$t_{OSLH}^{(13)}$	Pin to Pin Skew, LH Transitions	1.0	1.5	ns
$t_{PS}^{(14)}$	Duty Cycle, LH–HL Skew	1.4	3.5	ns
$t_{OST}^{(13)}$	Pin to Pin Skew, LH/HL Transitions	1.5	3.9	ns
$t_{PV}^{(15)}$	Device to Device Skew LH/HL Transitions	2.0	4.0	ns

**Notes:**

- This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)
- This specification is guaranteed but not tested. The limits represent propagation delays with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load.
- Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW ( $t_{OSHL}$ ), LOW-to-HIGH ( $t_{OSLH}$ ), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW ( $t_{OST}$ ). This specification is guaranteed but not tested.
- This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
- Propagation delay variation for a given set of conditions (i.e., temperature and  $V_{CC}$ ) from device to device. This specification is guaranteed but not tested.


**Capacitance**

Symbol	Parameter	Conditions ( $T_A = 25^\circ\text{C}$ )	Typ.	Units
$C_{IN}$	Input Capacitance	$V_{CC} = 0\text{V}$	5	pF
$C_{OUT}^{(16)}$	Output Capacitance	$V_{CC} = 5.0\text{V}$	9	pF

**Note:**

- $C_{OUT}$  is measured at frequency  $f = 1\text{MHz}$  per MIL-STD-883B, Method 3012.

### AC Loading



\*Includes jig and probe capacitance

Figure 1. Test Load




Figure 2. Test Input Signal Levels

Amplitude	Rep. Rate	$t_W$	$t_r$	$t_f$
3.0V	1MHz	500ns	2.5ns	2.5ns

Figure 3. Test Input Signal Requirements

### AC Waveforms




Figure 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




Figure 6. 3-STATE Output HIGH and LOW Enable and Disable Times




Figure 5. Propagation Delay, Pulse Width Waveforms




Figure 7. Setup Time, Hold Time and Recovery Time Waveforms



Physical Dimensions





Figure 8. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>

**Physical Dimensions** (Continued)




**Figure 9. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide**

*Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.*

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:


<http://www.fairchildsemi.com/packaging/>

**Physical Dimensions** (Continued)**Figure 10. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>

**Physical Dimensions** (Continued)

**Figure 11. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide**



*Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.*

*Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:*

<http://www.fairchildsemi.com/packaging/>



subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- |   |  |  |                                  |
|---|--|--|----------------------------------|
| ACE <sup>®</sup>  | FPST <sup>™</sup>                            | PDP-SPM <sup>™</sup>                   | SyncFET <sup>™</sup>             |
| Build it Now <sup>™</sup>   | FRFET <sup>®</sup>                           | Power220 <sup>®</sup>                  | SYSTEM <sup>®</sup>              |
| CorePLUS <sup>™</sup>   | Global Power Resource <sup>SM</sup>          | Power247 <sup>®</sup>                  | GENERAL <sup>®</sup>             |
| CROSSVOLT <sup>™</sup>  | Green FPS <sup>™</sup>                       | POWEREDGE <sup>®</sup>                 | The Power Franchise <sup>®</sup> |
| CTL <sup>™</sup>  | Green FPS <sup>™</sup> e-Series <sup>™</sup> | Power-SPM <sup>™</sup>                 | the power <sup>®</sup>           |
| Current Transfer Logic <sup>™</sup>   | GTO <sup>™</sup>                             | PowerTrench <sup>®</sup>               | franchise                        |
| EcoSPARK <sup>®</sup>   | <i>i-Lo</i> <sup>™</sup>                     | Programmable Active Droop <sup>™</sup> | TinyBoost <sup>™</sup>           |
| EZSWITCH <sup>™</sup> *   | IntelliMAX <sup>™</sup>                      | QFET <sup>®</sup>                      | TinyBuck <sup>™</sup>            |
|  ™ | ISOPLANAR <sup>™</sup>                       | QS <sup>™</sup>                        | TinyLogic <sup>®</sup>           |
|  ™ | MegaBuck <sup>™</sup>                        | QT Optoelectronics <sup>™</sup>        | TINYOPTO <sup>™</sup>            |
| Fairchild <sup>®</sup>  | MICROCOUPLER <sup>™</sup>                    | Quiet Series <sup>™</sup>              | TinyPower <sup>™</sup>           |
| Fairchild Semiconductor <sup>®</sup>  | MicroFET <sup>™</sup>                        | RapidConfigure <sup>™</sup>            | TinyPWM <sup>™</sup>             |
| FACT Quiet Series <sup>™</sup>  | MicroPak <sup>™</sup>                        | SMART START <sup>™</sup>               | TinyWire <sup>™</sup>            |
| FACT <sup>®</sup>   | MillerDrive <sup>™</sup>                     | SPM <sup>®</sup>                       | SerDes <sup>™</sup>              |
| FAST <sup>®</sup>   | Motion-SPM <sup>™</sup>                      | STEALTH <sup>™</sup>                   | UHC <sup>®</sup>                 |
| FastvCore <sup>™</sup> *  | OPTOLOGIC <sup>®</sup>                       | SuperFET <sup>™</sup>                  | Ultra FRFET <sup>™</sup>         |
| FlashWriter <sup>®</sup> *  | OPTOPLANAR <sup>®</sup>                      | SuperSOT <sup>™</sup> -3               | UniFET <sup>™</sup>              |
|   |  | SuperSOT <sup>™</sup> -6               | VCX <sup>™</sup>                 |
|   |  | SuperSOT <sup>™</sup> -8               |                                  |

\* EZSWITCH<sup>™</sup> and FlashWriter<sup>®</sup> are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to