








SN74CB3Q16211

SCDS167A - MAY 2004 - REVISED JULY 2022

# SN74CB3Q16211 24-Bit Switch 2.5-V/3.3-V Low-Voltage FET Bus Switch

#### 1 Features

- Member of the Texas Instruments Widebus® family
- High-bandwidth data path (up to 500 MHz<sup>(1)</sup>)
- 5-V tolerant I/Os with device powered up or powered down
- Low and flat ON-state resistance (r<sub>on</sub>) characteristics over operating range  $(r_{on} = 5 \Omega \text{ typical})$
- Rail-to-rail switching on data I/O ports
  - 0-V to 5-V switching with 3.3-V V<sub>CC</sub>
  - 0-V to 3.3-V switching with 2.5-V V<sub>CC</sub>
- Bidirectional data flow, with near-zero propagation
- Low input or output capacitance minimizes loading and signal distortion  $(C_{io(OFF)} = 4 pF typical)$
- Fast switching frequency ( $f_{\overline{OF}} = 20 \text{ MHz maximum}$ )
- Data and control inputs provide undershoot clamp
- Low power consumption ( $I_{CC} = 1 \text{ mA typical}$ )
- $V_{CC}$  operating range from 2.3 V to 3.6 V
- Data I/Os support 0-V to 5-V signaling levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V)
- Control inputs can be driven by TTL or 5-V/3.3-V CMOS outputs
- I<sub>off</sub> supports partial-power-down mode operation
- Latch-up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports both digital and analog applications: PCI interface, differential signal interface, memory interleaving, bus isolation, low-distortion signal gating 1



† EN is the internal enable signal applied to the switch.

#### Simplified Schematic, Each FET Switch (SW)

# 2 Applications

- AV receiver
- Blu-ray recorder and player
- Embedded PC
- Portable audio dock
- DLP front projection system


## 3 Description

The SN74CB3Q16211 device is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q16211 device provides an optimized interface solution ideally suited for broadband communications, networking, and dataintensive computing systems.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE
	TSSOP (56)	14.00 mm × 6.10 mm
	TVSOP (56)	11.30 mm × 4.40 mm
SN74CB3Q16211	SSOP (56)	18.40 mm × 7.49 mm
	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Terminal numbers shown are for the DGG, DGV, and DL packages.

## Logic Diagram (Positive Logic)

For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families.

#### **Table of Contents**

1 Features	7.6 Typical Characteristics6
2 Applications	8 Parameter Measurement Information
3 Description	9 Device and Documentation Support
4 Revision History2	9.1 Documentation Support
5 Description (continued)2	9.2 Receiving Notification of Documentation Updates
6 Pin Configuration and Functions3	9.3 Support Resources
7 Specifications4	9.4 Trademarks
7.1 Absolute Maximum Ratings4	9.5 Electrostatic Discharge Caution
7.2 Handling Ratings4	9.6 Glossary
7.3 Recommended Operating Conditions4	10 Mechanical, Packaging, and Orderable
7.4 Electrical Characteristics5	Information
7.5 Switching Characteristics5	

#### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision \* (May 2004) to Revision A (July 2022)Page• Updated document to new TI data sheet format - no specification changes.1• Removed Ordering Information table.1• Added Applications.1• Added Device Information table.1• Updated the numbering format for tables, figures, and cross-references throughout the document.1• Changed the BGA package from: GQL to: ZQL in the Pin Configuration and Functions section.3• Moved Tstg to Handling Ratings table.4• Added Mechanical, Packaging, and Orderable Information section.8

# 5 Description (continued)

The SN74CB3Q16211 device is organized as two 12-bit bus switches with separate output-enable (1  $\overline{OE}$ , 2  $\overline{OE}$ ) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When  $\overline{OE}$  is low, the associated 12-bit bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry prevents damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Table 5-1. Function Table (Each 12-Bit Bus Switch)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect

Submit Document Feedback




# **6 Pin Configuration and Functions**



NC - No internal connection

Figure 6-1. DGG, DGV, or DL Package, 56-Pin TSSOP and TVSOP (Top View)



	1	2	3	4	5	6
Α	1A2	1A1	NC	10E	20E	1B1
В	1A5	1A4	1A3	1B2	1B3	1B4
С	1A7	GND	1A6	1B5	GND	1B6
D	1A10	1A8	1A9	1B8	1B7	1B9
E	1A12	1A11			1B10	1B11
F	2A1	2A2			2B1	1B12
G	VCC	GND	2A3	2B3	GND	2B2
Н	2A4	2A5	2A6	2B6	2B5	2B4
J	2A7	2A8	2A9	2B9	2B8	2B7
K	2A10	2A11	2A12	2B12	2B11	2B10

NC - No internal connection

Figure 6-3. Functions Table

Figure 6-2. ZQL Package, 56-Pin BGA (Top View)



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.5	4.6	V
V <sub>IN</sub>	Control input voltage range <sup>(2) (3)</sup>		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2) (3) (4)</sup>		-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>	·		±64	mA
	Continuous current through V <sub>CC</sub> or GND term	inals		±100	mA
		DGG package		64	
0	D 1 (6)	DGV package		48	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(6)</sup>	DL package		56	C/VV
		GQL package		42	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltages are with respect to ground unless otherwise specified.
- The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (3)
- V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- $I_{\parallel}$  and  $I_{\odot}$  are used to denote specific conditions for  $I_{\parallel/\odot}$ .
- The package thermal impedance is calculated in accordance with JESD 51-7.

# 7.2 Handling Ratings

	PARAMETER	DEFINITION	MIN	MAX	UNIT
T <sub>stg</sub>		Storage temperature range	-65	150	°C

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	3.6	V
V <sub>IH</sub>	High-level control input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	5.5	\/
	nigri-level control input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2	5.5	V
V	Low lovel control input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0	0.7	V
V <sub>IL</sub>	Low-level control input voltage	0	0.8	V	
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Folder Links: SN74CB3Q16211

Submit Document Feedback

#### 7.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1)

PARAMETER			TEST CONDITION	NS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 3.6 V,	I <sub>I</sub> = -18 mA				-1.8	V
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V,	V <sub>IN</sub> = 0 to 5.5 V				±1	μΑ
I <sub>OZ</sub> (3)	·	V <sub>CC</sub> = 3.6 V,	$V_{O} = 0 \text{ to } 5.5 \text{ V},$ $V_{I} = 0$	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±1	μΑ
I <sub>off</sub>		V <sub>CC</sub> = 0,	V <sub>O</sub> = 0 to 5.5 V,	V <sub>I</sub> = 0			1	μA
I <sub>CC</sub>		V <sub>CC</sub> = 3.6 V,	I <sub>I/O</sub> = 0,	Switch ON or OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND		1	3	mA
ΔI <sub>CC</sub> (4)	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			30	μΑ
I <sub>CCD</sub> (5)	Per control input	V <sub>CC</sub> = 3.6 V,	A and B ports open, Control input switching	g at 50% duty cycle		0.15	0.25	mA/ MHz
C <sub>in</sub>	Control inputs	V <sub>CC</sub> = 3.3 V,	V <sub>IN</sub> = 5.5 V, 3.3 V, or 0			3.5	5	pF
C <sub>io(OFF)</sub>		V <sub>CC</sub> = 3.3 V,	V <sub>IN</sub> = V <sub>CC</sub> or GND,	Switch OFF, V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		4	5	pF
C <sub>io(ON)</sub>		V <sub>CC</sub> = 3.3 V,	V <sub>IN</sub> = V <sub>CC</sub> or GND,	Switch ON, V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		10	12.5	pF
		V <sub>CC</sub> = 2.3 V,	V <sub>I</sub> = 0,	I <sub>O</sub> = 30 mA		5	8	
r <sub>on</sub> (6)		TYP at V <sub>CC</sub> = 2.5 V	V <sub>I</sub> = 1.7 V,	I <sub>O</sub> = -15 mA		5	9	Ω
on (°)			V <sub>I</sub> = 0,	I <sub>O</sub> = 30 mA		5	6.5	77
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		5	8	

- (1)  $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins.
- (2) All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.
- 3) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
- (4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.
- (5) This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 7-2).
- (6) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### 7.5 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 8-1)

PARAMETER FROM (INPUT)		ROM (INPUT) TO (OUTPUT) $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		V <sub>CC</sub> = 3.3 V ±	UNIT		
PARAMETER	TROW (HAPOT)	10 (001701)	MIN	MAX	MIN	MAX	ONIT
f <sub>OE</sub> (1)	ŌĒ	A or B		10		20	MHz
t <sub>pd</sub> <sup>(2)</sup>	A or B	B or A		0.15		0.25	ns
t <sub>en</sub>	ŌĒ	A or B	1.5	8	1.5	8	ns
t <sub>dis</sub>	ŌĒ	A or B	1	7.5	1	7.5	ns

- (1) Maximum switching frequency for control input ( $V_O > V_{CC}$ ,  $V_I = 5$  V,  $R_L \ge 1$  M $\Omega$ ,  $C_L = 0$ ).
- (2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



# 7.6 Typical Characteristics




Figure 7-1. Typical  $r_{on}$  vs  $V_{I}$ 






Figure 7-2. Typical  $I_{CC}$  vs  $\overline{OE}$  Switching Frequency

#### **8 Parameter Measurement Information**



TEST	VCC	<b>S</b> 1	$R_{L}$	VI	cL	${f v}_{\!\Delta}$
t <sub>pd(s)</sub>	2.5 V ± 0.2 V	Open	<b>500</b> Ω	V <sub>CC</sub> or GND	30 pF	
pu(3)	3.3 V ± 0.3 V	Open	<b>500</b> Ω	V <sub>CC</sub> or GND	50 pF	
t	2.5 V ± 0.2 V	2 × V <sub>CC</sub>	<b>500</b> Ω	GND	30 pF	0.15 V
t <sub>PLZ</sub> /t <sub>PZL</sub>	3.3 V ± 0.3 V	2 × V <sub>CC</sub>	<b>500</b> Ω	GND	50 pF	0.3 V
4	2.5 V ± 0.2 V	GND	<b>500</b> Ω	Vcc	30 pF	0.15 V
tpHZ/tpZH	3.3 V ± 0.3 V	GND	<b>500</b> Ω	VCC	50 pF	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd(s)}$ . The  $t_{pd}$  propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 8-1. Test Circuit and Voltage Waveforms



# 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, CBT-C, CB3T, and CB3Q Signal-Switch Families application report

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Widebus® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated







10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74CB3Q16211DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3Q16211	Samples
SN74CB3Q16211DGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BW211	Samples
SN74CB3Q16211DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3Q16211	Samples
SN74CB3Q16211DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3Q16211	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3Q16211DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74CB3Q16211DGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1
SN74CB3Q16211DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

7 III GITTIOTIOTOTIC GITC TIGITIITIGI								
Device	Package Type	Package Drawing	g Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN74CB3Q16211DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	
SN74CB3Q16211DGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0	
SN74CB3Q16211DLR	SSOP	DL	56	1000	367.0	367.0	55.0	

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CB3Q16211DL	DL	SSOP	56	20	473.7	14.24	5110	7.87






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DL (R-PDSO-G56)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated