

MIC4600

28V Half-Bridge MOSFET Driver

Features

- Adjustable Dead Time Circuitry
- Anti-Shoot-Through Protection
- Internal LDO for Single Supply Operation
- Input Voltage Range: 4.5V to 28V
- Fast Propagation Delay: 20 ns
- Up to 1.5 MHz Operation
- Low Voltage Logic Level Inputs for µC or FPGA Driven Power Solutions
- Independent Inputs for Low and High-Side Drivers
- 2Ω Gate Drive Capable of Driving 3000 pF Load with 15 ns Rise and Fall Times
- Low 450 µA Typical Quiescent Current
- 3 mm x 3 mm VQFN Package
- –40°C to +125°C Junction Temperature Range

Applications

- · Distributed Power Systems
- · Communications/Networking Infrastructure
- · Set-Top Boxes, Gateways, and Routers
- · Printers and Scanners
- µP and FPGA Controlled DC-DC Regulators

General Description


The MIC4600 is a 28V half-bridge MOSFET driver targeted for cost-sensitive applications that require high performance such as set-top boxes, gateways, routers, computing peripherals, telecom, and networking equipment.

The MIC4600 operates over a supply range of 4.5V to 28V. It has an internal linear regulator that provides a regulated 5V to power the MOSFET gate drive and operates up to 1.5 MHz switching frequency.


The MIC4600 uses an adjustable dead time circuit to prevent shoot-through in the external high and low-side MOSFETs.

The MIC4600 is available in a small 3 mm x 3 mm VQFN package with a junction temperature range of -40° C to $+125^{\circ}$ C.


Package Type



Typical Application Circuit



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{IN} to PGND	–0.3V to +29V
V _{DD} to PGND	–0.3V to +6V
V _{SW} to PGND	–0.3V to (V _{IN} + 0.3V)
V _{BST} to V _{SW}	–0.3V to +6V
V _{BST} to PGND	–0.3V to +34V
V _{HSI} , V _{LSI} to PGND	–0.3V to (V _{DD} + 0.3V)
V _{FAULT} to AGND	–0.3V to +6V
V _{FN} to PGND	
PGND to AGND	–0.3V to +0.3V
ESD Protection on All Pins	±1.5 kV HBM

Operating Ratings ††

Supply Voltage (V _{IN})	+4.5V to +28V
VDD Supply Voltage (V _{DD})	+4.5V to +5.5V
Enable Input (V _{EN})	0V to V _{IN}
Maximum Power Dissipation	

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† Notice: The device is not guaranteed to function outside its operating ratings.

Note 1: $P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$, where θ_{JA} depends upon the printed circuit layout. See "Applications Information."

ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{IN} = V_{EN} = 12V$, $V_{BST} - V_{SW} = 5V$; $T_A = +25^{\circ}C$, $C_{VIN} = C_{VDD} = 1 \ \mu\text{F}$ unless noted. **Bold** values indicate $-40^{\circ}C \le T_J \le +125^{\circ}C$. Specification for packaged product only.

Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions			
Power Supply Input									
Input Voltage Range	V _{IN}	4.5	_	28	V	—			
Quiescent Supply Current			450	750	μA	HSI = V_{DD} , LSI = 0V, R_{DELAY} = 124 k Ω , non-switching			
Shutdown Supply Current			9	20	μA	V _{EN} = 0V			
V _{DD} Supply Voltage	V _{DD} Supply Voltage								
V _{DD} Output Voltage		4.8	5	5.4	V	V_{IN} = 7V to 26V, I_{DD} = 25 mA			
V _{DD} UVLO Threshold		3.6	4.0	4.4	V	V _{DD} Rising			
V _{DD} UVLO Hysteresis			400		mV	—			
Dropout Voltage (V _{IN} – V _{DD})			380		mV	I _{DD} = 25 mA, V _{IN} = 5V			
V _{DD} Load Regulation		_	1.23		%	I _{DD} = 0 mA to 25 mA			
Enable Control	Enable Control								
EN Logic Threshold		0.65	1.25	1.4	V	Rising			
EN Hysteresis		_	200		mV	_			

Note 1: Specified for packaged product only.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $V_{IN} = V_{EN} = 12V$, $V_{BST} - V_{SW} = 5V$; $T_A = +25^{\circ}C$, $C_{VIN} = C_{VDD} = 1 \ \mu\text{F}$ unless noted. **Bold** values indicate $-40^{\circ}C \le T_J \le +125^{\circ}C$. Specification for packaged product only.

Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
EN Input Bias Current		_	_	2	μA	V _{EN} = 12V
Fault	•					
Fault Overtemperature			150	_	°C	T _J rising
Overtemperature Hysteresis		_	23	_	°C	—
FAULT Logic Level Low		_	0.125	0.2	V	I _{FAULT} = 5 mA
FAULT Pin Leakage Current		_	0.01	0.1	μA	V _{FAULT} = 5.5V
Input Control						
HSI Logic Level High		1.4	_	_	V	—
HSI Logic Level Low		_	_	0.65	V	—
HSI Bias Current			0.01	0.1	μA	V _{HSI} = 5V
LSI Logic Level High		1.4	_	_	V	
LSI Logic Level Low		_	_	0.65	V	—
LSI Bias Current		_	0.01	0.1	μA	$V_{LSI} = 5V$
Timing						
Dead Time		—	18.7	_	ns	R _{DELAY} = 105 kΩ
Switching Frequency Range		—	_	1.5	MHz	—
Minimum Allowable Pulse Width		_	32	_	ns	-
Rise Time (DH, DL)	t _r		15	_	ns	C_{LOAD} = 3 nF, 10% V_{DD} to 90% V_{DD}
Fall Time (DH,DL)	t _f	_	13.5	_	ns	C_{LOAD} = 3 nF, 10% V_{DD} to 90% V_{DD}
Propagation Delay, Rising HSI to DH		_	26	_	ns	GND to 10%xV _{DD}
Propagation Delay, Rising LSI to DL		_	18	_	ns	GND to 10%xV _{DD}
Propagation Delay, Falling HSI to DH		_	55	_	ns	V _{DD} to 90%xV _{DD}
Propagation Delay, Falling LSI to DL		_	14	_	ns	V _{DD} to 90%xV _{DD}
MOSFET Drivers						
DH R _{DS(ON)} , High		_	2	3	Ω	I _{DH} = 20 mA
DH R _{DS(ON)} , Low		_	1.5	3	Ω	I _{DH} = -20 mA
DL R _{DS(ON)} , High		_	2	3	Ω	I _{DL} = 20 mA
DL R _{DS(ON)} , Low		_	1	2	Ω	I _{DL} = -20 mA


Note 1: Specified for packaged product only.

TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Maximum Junction Temperature	TJ	_		+150	°C	—	
Lead Temperature	—	_		+260	°C	Soldering, 10 sec.	
Junction Operating Temperature	ТJ	-40		+125	°C	—	
Storage Temperature Range	—	-65		+150	°C	—	
Package Thermal Resistance							
Thermal Resistance, 3x3 QFN-16Ld	θ_{JA}	_	59	_	°C/W	—	

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.

Timing Diagram



2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Unless otherwise indicated, V_{IN} = 12V.




FIGURE 2-1: Input Voltage.




FIGURE 2-2: Temperature.

 $\mathbf{H} = \begin{bmatrix} \mathbf{V} \\ \mathbf{W} \end{bmatrix} = \begin{bmatrix} \mathbf$

FIGURE 2-3: VIN Shutdown Current vs. Input Voltage.




FIGURE 2-4: Temperature.

VIN Shutdown Current vs.




FIGURE 2-5: VIN Operating Current vs. Frequency.




FIGURE 2-6:

R_{DS(ON)} vs. Temperature.




FIGURE 2-7:

R_{DS(ON)} vs. Temperature.




FIGURE 2-8:

R_{DS(ON)} vs. Temperature.





FIGURE 2-9:






FIGURE 2-10: Propagation Delay vs. Input Voltage.




FIGURE 2-11: Propagation Delay vs. Temperature.




FIGURE 2-12: DH Rise Time vs. Input Voltage.






FIGURE 2-13: DH Fall Time vs. Input Voltage.



 $DL\downarrow$ to $DH\uparrow$.



Deadtime vs. R_{DELAY} for FIGURE 2-15: $DH\downarrow$ to $DL\uparrow$.




FIGURE 2-16: Temperature.


3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Pin Name VIN EN USI USI FAULT	Description VIN Supply (Input): Input supply to the internal LDO. The V _{IN} operating voltage range is from 4.5V to 28V. Connect a decoupling capacitor between this pin and PGND. Enable (Input): A logic level high allows normal operation. A logic level low on this pin shuts down the drive in a low quiescent current state. The EN pin must not be left floating. High-side input (input): A logic level input that controls the high-side gate drive. Low-side input (input): A logic level input that controls the low-side gate drive. No Connect. Not internally connected. FAULT (Output). The active-low, open-drain output pulls low during an overtempera-
EN HSI LSI NC	 is from 4.5V to 28V. Connect a decoupling capacitor between this pin and PGND. Enable (Input): A logic level high allows normal operation. A logic level low on this pin shuts down the drive in a low quiescent current state. The EN pin must not be left floating. High-side input (input): A logic level input that controls the high-side gate drive. Low-side input (input): A logic level input that controls the low-side gate drive. No Connect. Not internally connected.
HSI LSI NC	shuts down the drive in a low quiescent current state. The EN pin must not be left float- ing. High-side input (input): A logic level input that controls the high-side gate drive. Low-side input (input): A logic level input that controls the low-side gate drive. No Connect. Not internally connected.
LSI NC	Low-side input (input): A logic level input that controls the low-side gate drive. No Connect. Not internally connected.
NC	No Connect. Not internally connected.
	-
FAULT	FAULT (Output). The active-low, open-drain output pulls low during an overtempera-
	ture fault. A resistor to VDD is needed to pull this signal high.
DELAY	Delay (Output). Connect a resistor from this pin to ground to adjust the dead time (break before make).
AGND	Analog ground. AGND must be connected directly to the ground planes. Do not route the AGND pin to the PGND Pad on the top layer.
PGND	Power Ground. PGND is the ground path for the MIC4600 output drivers. The PGND pin should be connected to the source of low-side N-Channel MOSFET and the negative terminals of decoupling capacitors.
DL	Drive Low (Output). Low-side MOSFET gate driver.
SW	Switch Node (Output): Internal connection for the high-side MOSFET source and low-side MOSFET drain. Due to the high speed switching on this pin, the SW pin should be routed away from sensitive nodes.
DH	Drive High (Output). High-side MOSFET gate driver.
BST	Boost (output): Bootstrapped voltage to the high-side N-channel MOSFET driver. Con- nect a Schottky diode between the VDD pin and the BST pin. Connect a boost capaci- tor between the BST pin and the SW pin.
VDD	5V Internal Linear Regulator (Output): VDD supplies the power MOSFET gate drive supply voltage. VDD is created by internal LDO from VIN. When V _{IN} < +5.5V, VDD should be tied to the VIN pin. A 2.2 μ F ceramic capacitor from the VDD pin to ground plane on PCB is required for stability.
AVDD	5V Analog Input (Input): AVDD is the supply for the internal driver logic and control cir- cuitry. Connect the VDD output to the AVDD pin.
ePad	Exposed thermal pad. Connect to the ground plane for optimum thermal performance.
	DELAY AGND PGND DL SW DH BST VDD

TABLE 3-1: PIN FUNCTION TABLE

4.0 FUNCTIONAL DESCRIPTION



The MIC4600 is a 28V half-bridge MOSFET driver with integrated LDO. It is designed to independently drive both high-side and low-side N-Channel MOSFETs. The LDO eliminates the need for a second V_{DD} supply voltage by generating the gate drive voltage from the input supply. The MIC4600 offers a wide 4.5V to 28V operating supply range. Refer to the diagram above.

The high and low-side drivers contain an input buffer with hysteresis and an output buffer. The high-side output buffer includes a high-speed level-shifting circuit that is referenced to the HS pin. An external diode is used to supply V_{DD} to the bootstrap circuit that provides the drive voltage for the high-side output.

4.1 Startup and UVLO

The UVLO circuit monitors V_{DD} and inhibits both drivers in a low state when the supply voltage is below the UVLO threshold. Hysteresis in the UVLO circuit prevents noise and circuit impedance from causing chatter during turn-on.

4.2 Enable Input

A logic high on the enable pin (EN) allows normal operation to occur. Conversely, when a logic low is applied on the enable pin, the high and low-side driver outputs turn-off and the driver enters a low supply current shutdown mode. Do not leave floating.

4.3 Dead-Time Delay

Shoot-through occurs in a half-bridge or synchronous buck topology when both the high and low-side MOSFETs conduct at the same time. This condition is caused by driver propagation delay variation and MOSFET turn on/off times. Shoot-through causes an increase in MOSFET power dissipation, circuit noise, and interference with power circuit operation. A resistor on the DELAY pin sets the break-before-make delay time between the high- and low-side MOSFETs. See the Applications section for additional information.

4.4 Input Stage

Both the HSI and LSI pins are referenced to the AGND pin. The voltage state of the input signal does not change the quiescent current draw of the driver.


The MIC4600 has a TTL-compatible input range and can be used with input signals with amplitude less than or equal to the V_{DD} voltage. A small amount of hysteresis improves the noise immunity of the driver inputs.

4.5 Low-Side Driver

Figure 4-1 shows a block diagram of the low-side driver. The low-side driver is designed to drive a ground (PGND pin) referenced N-channel MOSFET. The low-side gate drive voltage equals V_{DD} , which is typically 5V.

A low driver impedance allows the external MOSFET to be turned on and off quickly. The rail-to-rail drive capability of the output ensures a low $R_{DS(ON)}$ from the external MOSFET.


A high level applied to the LSI pin causes the upper driver MOSFET to turn on and V_{DD} voltage is applied to the gate of the external MOSFET. A low level on the LSI pin turns off the upper driver and turns on the low-side driver to ground the gate of the external MOSFET.



4.6 High-Side Driver and Bootstrap Circuit

A block diagram of the high-side driver and bootstrap circuit is shown in Figure 4-2. This driver is designed to drive a floating N-channel MOSFET, whose source terminal is referenced to the SW pin. The output voltage of the DH pin equals V_{DD} minus the external bootstrap diode forward voltage drop. The high-side gate drive voltage is typically 4.5V.

A low-power, high-speed, level-shifting circuit isolates the low side (AGND pin) referenced circuitry from the high-side (SW pin) referenced driver. Power to the high-side driver is supplied by the bootstrap circuit.



Bootstrap Circuit.

The bootstrap circuit consists of an external diode and external capacitor, C_B . In a typical application, such as the synchronous buck converter shown in Figure 4-3, the SW pin is at ground potential while the low-side MOSFET is on. During this time, the diode allows capacitor C_B to charge up to $V_{DD} - V_F$ (where V_F is the forward voltage drop of the diode). After the low-side MOSFET is turned off and the DH pin goes high, the

voltage across capacitor C_B is applied to the gate of the upper external MOSFET. As the upper MOSFET turns on, voltage on the SW pin rises with the source of the high-side MOSFET until it reaches V_{IN}. As the SW and BST pins rise, the diode is reverse biased preventing capacitor C_B from discharging.




FIGURE 4-3: MIC4600 Driving a Synchronous Buck Converter.

4.7 Overtemperature Indicator

If the die exceeds the high temperature threshold (Fault Overtemperature), the FAULT pin is asserted low, while the outputs remain unchanged and still follow the inputs. The low level on the Fault pin simply indicates the need for thermal management, potentially requiring the inputs to be pulled low, and the FAULT pin is deasserted, when the die temperature cools below the lower threshold, set by the circuit's hysteresis. If resumed operation results in reheating of the die above the high threshold, another shutdown cycle occurs.

As long as ENABLE is high and $V_{\rm IN}$ is greater than +5.5V, the internal LDO remains on even when the FAULT pin is asserted low.

4.8 Fault Pin

The FAULT signal is an N-channel open-drain output, which is asserted low when the MIC4600 enters an overtemperature condition.

5.0 APPLICATION INFORMATION

5.1 Adjustable Dead Time

Dead-time control prevents shoot-through current from flowing through the external power MOSFETs during switching transitions. The delay allows enough time for the high-side driver to turn off before the low-side driver turns on. It also prevents the high-side driver from turning on before the low-side driver has turned off.

The dead time between the high- and low-side MOSFETs can be adjusted with a resistor on the DELAY pin. The dead time can be approximated with the formula below. See the Typical Performance Curves for a more precise determination of R_{DELAY} vs. t_{DEAD} .

EQUATION 5-1:

$$a_{DEAD} = 12 \times 10^{-9} + R_{DELAY} \times 0.9 \times 10^{-10}$$

Where:

t

 t_{DEAD} = The break-before-make delay between the high-side and low-side gate drive signals. R_{DELAY} = The DELAY pin resistance in k Ω .

5.2 Other Timing Considerations

Make sure the input signal pulse width is greater than the minimum specified pulse width. An input signal that is less than the minimum pulse width may result in no output pulse or an output pulse whose width is significantly less than the input.

The maximum duty cycle (ratio of high-side on-time to switching period) is controlled by the minimum pulse width of the low-side and by the time required for the C_B capacitor to charge during the off-time. Adequate time must be allowed for the C_B capacitor to charge up before the high-side driver is turned on.

5.3 Single Input Operation

Both outputs can be controlled from a single input signal by pulling the LSI input high to V_{DD} and applying the input signal to the HSI pin. In this configuration, the dead-time between the DH and DL transitions is set by the resistor value connected to the DELAY pin.

When the HSI pin goes from a low to a high, the DL pin goes low and the DH pin goes high after the dead time delay. When the HSI pin changes from a high to a low, the DH pin goes low. After the delay time, the DL pin goes high.

5.4 Bootstrap Diode and Capacitor

The gate drive voltage of the high-side driver equals the V_{DD} voltage minus the voltage drop across the bootstrap diode. A Schottky diode is recommended due to the lower forward voltage drop.

Power dissipation in the bootstrap diode can be calculated using the following equations. The average current drawn by repeated charging of the high-side MOSFET is calculated by:

EQUATION 5-2:

$$I_{F(AVE)} = Q_{GATE} \times f_S$$

Where:

 Q_{GATE} = Total gate charge at V_{DD}. f_S = Gate drive switching frequency.

The average power dissipated by the forward voltage drop of the diode equals:

EQUATION 5-3:

$$Pdiode_{FWD} = I_{F(AVE)} \times V_F$$

Where: V_F = Diode forward voltage drop.

The value of V_F should be taken at the peak current through the diode; however, this current is difficult to calculate because of differences in source impedances. The peak current can either be measured or the value of V_F at the average current can be used, which will yield a good approximation of diode power dissipation.

The voltage on the bootstrap capacitor drops each time it delivers charge to turn on the MOSFET. The voltage drop depends on the gate charge required by the MOSFET. Most MOSFET specifications specify gate charge versus V_{GS} voltage. Based on this information and a suggested capacitor voltage drop of less than 0.1V, the minimum value of bootstrap capacitance is:

EQUATION 5-4:

$$C_B \ge \frac{Q_{GATE}}{\Delta V_{BST}}$$

Where: Q_{GATE} = Total gate charge at V_{DD} . ΔV_{BST} = Voltage drop at the BST pin.

5.5 **Power Dissipation Considerations**

Power dissipation in the driver can be separated into two areas:

- Quiescent current dissipation
- Internal driver dissipation

5.6 Quiescent Current Power Dissipation

Power is dissipated in the MIC4600 even if nothing is being driven. The quiescent current is drawn by the bias for the internal circuitry and the level shifting circuitry. The quiescent current is proportional to operating frequency. The typical characteristic graphs show how quiescent current varies with switching frequency.


The power dissipated due to quiescent current is calculated by:


EQUATION 5-5:

$$P_{DISS_IQ} = V_{DD} \times I_{DD}$$

5.7 Gate Driver Power Dissipation

Power dissipation in the output driver stage is mainly caused by charging and discharging the gate to source and gate to drain capacitance of the external MOSFET. Figure 5-1 shows a simplified equivalent circuit of the MIC4600 driving an external high-side MOSFET.





5.7.1 DISSIPATION DURING THE EXTERNAL MOSFET TURN-ON

Energy from capacitor C_B is used to charge up the input capacitance of the MOSFET (C_{GD} and C_{GS}). The energy delivered to the MOSFET is dissipated in the

three resistive components, $\mathsf{R}_{\mathsf{ON}},\mathsf{R}_{\mathsf{G}}$, and R_{G} FET. R_{ON} is the on-resistance of the upper driver MOSFET in the MIC4600. R_{G} is the series resistor (if any) between the driver IC and the MOSFET. R_{G} FET is the gate resistance of the MOSFET. R_{G} FET is usually listed in the power MOSFET's specifications. The ESR of capacitor C_{B} and the resistance of the connecting etch can be ignored because they are much less than R_{ON} and R_{G} FET.

The effective capacitances of C_{GD} and C_{GS} are difficult to calculate because they vary non-linearly with Id, V_{GS} , and V_{DS} . Fortunately, most power MOSFET specifications include a typical graph of total gate charge vs. V_{GS} . Figure 5-2 is a typical gate charge curve for a power MOSFET. This chart shows that for a gate voltage of 4.5V, the MOSFET gate is charged up to 25 nC of total gate charge. The energy dissipated by the resistive components of the gate drive circuit during turn-on is calculated as noted in Equation 5-6.

EQUATION 5-6:

$$E = \frac{1}{2} \times C_{ISS} \times V_{GS}$$

but


 $Q = C \times V$

so

$$E = \frac{1}{2} \times Q_G \times V_{GS}$$

Where:

C_{ISS} = Total gate capacitance of the MOSFET.



The same energy is dissipated by R_{OFF} , R_G , and R_{G_FET} when the driver IC turns the MOSFET off. Assuming R_{ON} is approximately equal to R_{OFF} , the total energy and power dissipated by the resistive drive elements is illustrated in Equation 5-7:

EQUATION 5-7:

$$E_{DRIVER} = Q_G \times V_{GS}$$

and

$$P_{DRIVER} = Q_G \times V_{GS} \times f_S$$

Where:

$$\begin{split} &\mathsf{E}_{DRIVER} = \mathsf{Energy} \text{ dissipated per switching cycle.} \\ &\mathsf{P}_{DRIVER} = \mathsf{Power} \text{ dissipated per switching cycle.} \\ &\mathsf{Q}_G = \mathsf{Total} \text{ gate charge at } \mathsf{V}_{GS}. \\ &\mathsf{V}_{GS} = \mathsf{Gate} \text{ to source voltage on the MOSFET.} \\ &\mathsf{f}_S = \mathsf{Switching} \text{ frequency of the gate drive circuit.} \end{split}$$

The power dissipated inside the driver is equal to the ratio of R_{ON} and R_{OFF} to the external resistive losses in R_G and R_{G_FET} . Letting $R_{ON} = R_{OFF}$, the power dissipated in the MIC4600 due to driving the external MOSFET is illustrated in Equation 5-8:

EQUATION 5-8:

$$P_{DISSDRIVER} = P_{DRIVER} \times \frac{R_{ON}}{R_{ON} + R_G + R_G_FET}$$

5.8 Total Power Dissipation and Thermal Considerations

Total power dissipation in the MIC4600 is equal to the power dissipation caused by driving the external MOSFETs and the quiescent current.

EQUATION 5-9:

$$P_{DISSTOTAL} = P_{DISSIQ} + P_{DISSDRIVE}$$

The die temperature can be calculated after the total power dissipation is known, as in Equation 5-10:

EQUATION 5-10:

$$T_J = T_A + P_{DISSTOTAL} \times \theta_{JA}$$

Where:

T_A = Maximum ambient temperature.

 T_J = Junction temperature.

 $P_{DISSTOTAL}$ = Power dissipation of the MIC4600. $\theta_{1\Delta}$ = Thermal resistance from junction to ambient air.

5.9 Decoupling and Bootstrap Capacitor Selection

Decoupling capacitors are required for both the low-side (VDD) and high-side (BST) supply pins. These capacitors supply the charge necessary to drive the external MOSFETs and also minimize the voltage ripple on these pins. The capacitor from BST to SW has two functions: it provides decoupling for the high-side driver and is the supply voltage to the high-side circuit while the external MOSFET is on. Ceramic capacitors are recommended because of their low impedance and small size. Z5U type ceramic capacitor dielectrics are not recommended because of the large change in capacitance overtemperature and voltage. A minimum value of 0.1 µF is required for each of the capacitors, regardless of the MOSFETs being driven. Larger MOSFETs may require larger capacitance values for proper operation.

Placement of the decoupling capacitors is critical. The bypass capacitor for VDD should be placed as close as possible between the VDD and PGND pins. The bypass capacitor (C_B) for the BST supply pin must be located as close as possible between the BST and SW pins. The etch connections must be short, wide, and direct. The use of a ground plane to minimize connection impedance is recommended (refer to the following section for more information).

5.10 Grounding, Component Placement, and Circuit Layout

Nanosecond switching speeds and ampere peak currents in and around the MIC4600 drivers require proper placement and trace routing of all components. Improper placement may cause degraded noise immunity, false switching, excessive ringing, or circuit latch-up.

Figure 5-3 shows the critical current paths when the driver outputs go high and turn on the external MOSFETs. It also helps demonstrate the need for a low impedance ground plane. Charge needed to turn-on the MOSFET gates comes from the decoupling

capacitors C_{VDD} and C_B . Current in the low-side gate driver flows from C_{VDD} through the internal driver, into the MOSFET gate, and out the source. The return connection back to the decoupling capacitor is made through the ground plane. Any inductance or resistance in the ground return path causes a voltage spike or ringing to appear on the source of the MOSFET. This voltage works against the gate drive voltage and can either slow down or turn off the MOSFET during the period when it should be turned on.

Current in the high-side driver is sourced from capacitor C_B and flows into the BST pin and out the DH pin, into the gate of the high side MOSFET. The return path for the current is from the source of the MOSFET and back to capacitor C_B . The high-side circuit return path usually does not have a low-impedance ground plane so the etch connections in this critical path should be short and wide to minimize parasitic inductance. As with the low-side circuit, impedance between the MOSFET source and the decoupling capacitor causes negative voltage feedback that fights the turn-on of the MOSFET.

It is important to note that capacitor C_B must be placed close to the BST and SW pins. This capacitor not only provides all the energy for turn-on but it must also keep HB pin noise and ripple low for proper operation of the high-side drive circuitry.






Figure 5-4 shows the critical current paths when the driver outputs go low and turn off the external MOSFETs. Short, low-impedance connections are important during turn-off for the same reasons given in the turn-on explanation. Current flowing through the internal diode replenishes charge in the bootstrap capacitor, C_{BST} .



Use a ground plane to minimize parasitic inductance and impedance of the return paths. The MIC4600 is capable of greater than 1A peak currents and any impedance between the MIC4600, the decoupling capacitors, and the external MOSFET will degrade the performance of the driver.


6.0 PACKAGING INFORMATION

6.1 Package Marking Information



Legend:	XXX Y YY WW NNN @3 * •, ▲, ♥ mark).	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (€3) can be found on the outer packaging for this package. Pin one index is identified by a dot, delta up, or delta down (triangle
t c	be carried characters the corpor	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information. Package may or may not include ate logo. (_) and/or Overbar (⁻) symbol may not be to scale.


16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (NCA) - 3x3x1.0 mm Body [VQFN]



Microchip Technology Drawing C04-1103-NCA Rev A Sheet 1 of 2

16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (NCA) - 3x3x1.0 mm Body [VQFN]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



	MILLIMETERS						
Dimension	Limits	MIN	NOM	MAX			
Number of Terminals	Ν		16				
Pitch	е		0.50 BSC				
Overall Height	Α	0.85	-	1.00			
Standoff	A1	0.00	0.02	0.05			
Terminal Thickness	A3	0.20 REF					
Overall Length	D	3.00 BSC					
Mold Cap Length	D1	2.75 BSC					
Exposed Pad Length	D2	1.35	1.50	1.65			
Overall Width	E		3.00 BSC				
Mold Cap Width	E1		2.75 BSC				
Exposed Pad Width	E2	1.35	1.50	1.65			
Body Corner Chamfer	СН	0.24	0.42	0.60			
Terminal Width	b	0.16 0.23 0.2					
Terminal Length	L	0.10 0.40 0.50					
Terminal-to-Exposed-Pad	К	0.20	-	-			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Package is punch singulated

3. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1103-NCA Rev A Sheet 1 of 2

16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (NCA) - 3x3x1.0 mm Body [VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits				
Contact Pitch	E	0.50 BSC			
Optional Center Pad Width	X2			1.65	
Optional Center Pad Length	Y2			1.65	
Contact Pad Spacing	C1		3.00		
Contact Pad Spacing	C2		3.00		
Contact Pad Width (x16)	X1			0.25	
Contact Pad Length (x16)	Y1			0.85	
Contact Pad to Center Pad (x16)	G1	0.25			
Contact Pad to Contact Pad (X12)	G2	0.25			
Thermal Via Diameter		0.30			
Thermal Via Pitch	EV		1.00		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-1103-NCA Rev A

MIC4600

NOTES:

APPENDIX A: REVISION HISTORY

Revision B (November 2020)

The following is the list of modifications:

- Updates to the Electrical Characteristics table.
- Updated Section 4.7 "Over-Temperature Indicator" and Section 4.8 "Fault Pin".

Revision A (July 2016)

- Converted Micrel document MIC4600 to Microchip data sheet template DS20005584A.
- •Minor text changes throughout.

MIC4600

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO		2	x	<u>xx</u> -	<u> </u>	Exa	amples:	
Device	T		erature inge	Package	Media Type	a)	MIC4600YML-T5:	28V Half-Bridge MOSFET Driver, Two independent TTL inputs, –40°C to +125°C Temp. Range, RoHS Compliant,
Device:	MIC46	600:	28V Half	-Bridge MOSFE1	Γ Driver			16LD 3x3 VQFN, 500/Reel
Temperature Range:	Y	=	–40°C to ·	+125°C (RoHS C	ompliant)	b)	MIC4600YML-TR:	28V Half-Bridge MOSFET Driver, Two independent TTL inputs, -40°C to +125°C Temp. Range, RoHS Compliant,
Package:	NCA	=	16-Lead 3	x3 VQFN				16LD 3x3 VQFN, 5000/Reel
Media Type:	T5 TR	= =	500/Reel 5000/Reel					

MIC4600

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2016-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7248-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 81-6-6152-7160

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka

Japan - Tokyo

Tel: 82-53-744-4301 Korea - Seoul

Malaysia - Penang

Philippines - Manila

Singapore Tel: 65-6334-8870

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei

Thailand - Bangkok Tel: 66-2-694-1351