

# **L99LD01**

### High efficiency constant current LED driver for automotive applications



### **Features**



- Automotive qualified
- Constant current operation
- Current LED settable by external sensing resistor and adjustable via SPI
- Converter switching frequency adjustable by external resistor  $(R_{SF})$
- EMC reduction by internal spread spectrum dither oscillator
- Low frequency PWM dimming operation.
- Maximum input current limiter
- Maximum switching duty cycle limiter
- Slope compensation adjustable by external resistor (R9)
- Battery overvoltage shut down protection (ext. R3, R4 resistors required)
- Led chain OV detection (ext. R5, R6)
- Multiplexed output for monitoring and control of LED temperature (external NTC resistor required), voltage of LED chain, and low frequency PWM
- SPI communication serial interface transceiver (SDI, SDO, SCK, CSN)

#### **Datasheet** - **production data**

- Regulated output for micro supply  $5 \text{ V} \pm 2 \text{ %}$ -20 mA
- Parameter programming and settings of internal memory registers by the dedicated SPI interface:
	- LED current reference adjusting  $(\pm 66.7 \%)$
	- Maximum input current limiter reference adjusting  $(\pm 55.5 \%)$
	- Random dither frequency sweeping, modulation frequency and deviation percentage
- Power on reset pin output
- **ESD** protection

### **Applications**

Automotive day time running light, LED HeadLamps

### <span id="page-0-0"></span>**Description**

L99LD01 is a precise constant current DC–DC converter LED driver for automotive applications, dedicated to the control of high-brightness LED headlights and housed in a LQFP32™ package.

The device is designed to be used in Boost, Buck-Boost and Fly back converter topologies. An internal random dither oscillator works in low frequency modulation, allowing the RF spectrum of the switching frequency to spread so to reduce EMC emissions. The slope compensation ensures good converter loop stability whatever is the duty cycle needed by the application.

The converter is able to work either in full power mode or in low frequency dimming mode.

The device includes an internal low drop voltage regulator, that can be used to supply a microcontroller, and a reset pin**,** that is useful for resetting the microcontroller at the start up and every time that the regulated output voltage falls down below an established voltage threshold.

This is information on a product in full production.

# **Contents**









# **List of tables**





# **List of figures**





### <span id="page-5-0"></span>**1 Block diagram and pin description**

<span id="page-5-1"></span>

**Figure 1. Block diagram**

**Figure 2. Connection diagram (top view – not in scale)**

<span id="page-5-2"></span>





<span id="page-6-0"></span>

1. In case of externally supplied microcontroller, attach this pin to its external supply voltage pin.



### <span id="page-7-0"></span>**2 Functional description**

### <span id="page-7-1"></span>**2.1 Operating modes**

The device is able to work both with a microcontroller and without it (stand alone configuration).

#### <span id="page-7-2"></span>**2.1.1 Operation with an external microcontroller**

This way allows parameters to be adjusted and checked by means of the SPI interface.

The adjusted device parameters, stored, i.e., inside the micro EEPROM, can be loaded into device internal registers after the start up phase.

By means of a small 8 pins microcontroller it is possible to implement the following functions:

- Parameters setting:
	- LED current level and maximum input current limit can be adjusted according to the application, the LED characteristic and spreads
	- Dither oscillator parameters as random, frequency modulation and deviation percentage can be programmed
- Flexible PWM operation with duty cycle and frequency managed by the microcontroller
- Diagnostic feedback:
	- Fault condition is sent to the micro when the CSN pin is pulled down
- Advanced LED monitoring:
	- LED voltage drop and temperature are multiplexed and sent to the microcontroller through the dedicated MOUT pin in order to monitor the selected parameter with the A/D of the microcontroller. The multiplexer is driven through a SPI command. This function allows a sophisticated control of the LED status. For example, as an alternative to the default overvoltage detection, it is possible to monitor the LED drop voltage, reduced by the external R5/R6 resistor divider. So taking into account the spread and temperature influence on the LED voltage drop, the microcontroller is able to detect if there is one or more LED shorted. Furthermore, it is possible to monitor the LED chain temperature, by means of the voltage feedback through the dedicated NTC pin. The temperature limit control, operated by the device by default, can be disabled via the SPI and the voltage applied on the NTC pin can be sent back to the microcontroller via the multiplexed output, MOUT, so allowing the microcontroller itself to control the LED chain either acting on the internal current LED register or reducing the low frequency PWM duty cycle.
- In case of  $V_{R1}$  over temperature, its output will be switched off, the device enters in limp home mode and a failsafe bit will be set in the internal status register (see details in the following paragraph). In order to restart the normal operation, so clearing the corresponding status register bit, the  $V_S$  or ENABLE voltage has to be switched off and then on. The mentioned bit can be cleared by the microcontroller only when it is external supplied.



#### <span id="page-8-0"></span>**2.1.2 Stand alone operation**

The device operates with default parameters. The overall tolerance depends on the internal references precision and the external resistors tolerance. In details:

LED current via external sensing resistor:

 $I_{LED}$  = 150 mV/R SENSE

- Maximum input current via an external shunt resistor.
- Oscillator dither effects are set to its default parameters; a low level on the SDI allows disabling the function.
- Low frequency dimming operation is allowed either by PWM pin or by logic level PWM\_L input pin. Connecting the PWM control pin to the supply voltage via a resistor divider, allows the converter to be synchronized to the low frequency PWM generated, i.e., from the smart junction box.
- Connecting the MOUT pin, which by default provides a logic level image of the control input, to the PWM\_L input, it is possible to drive the LED according to the PWM frequency and duty cycle of control. (See application circuit of *[Figure 38](#page-62-0)*).
- In case of  $V_{R1}$  over temperature, its output will be permanently switched off. The device still continues to work in normal mode but with  $V_{R1} =$  OFF.

The L99LD01 can operate in 4 different modes:

- Start-up fail
- Normal mode
- Software limp home
- Limp home

After the power on reset, the device stays in start-up phase until  $V_{CC1}$  reaches a specified threshold,  $V_{CC1TH}$ . Then the device enters in normal mode either with microcontroller or standalone, depending on the voltage level on the  $N_{reset}$  pin.

#### Note: The information about the operation with microcontroller or standalone is latched until a new power on reset.

If V<sub>CC1</sub> does not reach both V<sub>CC1</sub> fail and V<sub>CC1</sub> <sub>TH</sub> thresholds within a given delay or if a  $V_{\rm{CC1}}$  over temperature event occurs, the device enters in a corresponding state.

#### <span id="page-8-1"></span>**2.1.3 Start-up fail**

The device enters this mode in case a  $V_{CC1}$  under voltage event occurs during start-up phase and  $V_S < V_{SMIN}$ , provided that a microcontroller is detected. In this case  $V_{CC1}$  is turned off.

If  $V_S$  remains below  $V_{SMIN}$ , then the converter is switched off.

If  $V_S$  rises above  $V_{SMIN}$ , the converter behaves according to the PWM\_L pin.



#### <span id="page-9-0"></span>**2.1.4 Normal mode**

- Normal mode with microcontroller: the device enters this mode after a successful start up ( $V_{CC1}$  >  $V_{CC1TH}$ ) and a microcontroller is detected. The device keeps this mode as long as the watchdog is retriggered before a timeout event.
- Normal mode in standalone configuration: the device enters this mode if a standalone configuration is detected, independently from  $V_{CC1}$  errors. The L99LD01 keeps this mode even in case of watchdog timeouts.

In both cases, the converter behaves according to the PWM\_L pin.

#### <span id="page-9-1"></span>**2.1.5 Software limp home**

This device enters software limp home mode in case the Lh\_Sw bit is set (see Section: [Control registers 3](#page-39-0)).

The control registers are set to their default values, with the exception of the Lh\_Sw bit, which remains unchanged.

The converter behaves according to the signal on the LHM pin:

- Turned on if a high signal is detected at the LHM pin
- Turned off if a low signal is detected at the LHM pin

#### <span id="page-9-2"></span>**2.1.6 Limp home mode**

The device enters limp home mode, if a microcontroller is detected, in the following cases:

- Watchdog timeout in normal mode
- $-$  V<sub>CC1</sub> under voltage (V<sub>CC1</sub> < V<sub>CC1</sub> <sub>TH</sub>) for more than 2 ms in normal mode
- $V_{CG1}$  is below the  $V_{CG1-FAIL}$  threshold for more than 4 ms during start-up
- $V_{CC1}$  is below Vcc1uv for more than 100 ms during start-up and  $V_S$  is above V<sub>SMIN</sub> threshold
- Thermal shutdown of  $V_{CC1}$
- SDI stuck at 0 or 1

In Limp Home mode, all the control registers are set to their default values, except Lh\_Sw (see [Section : Control registers 3](#page-39-0)), which remains unchanged.

The converter behaves according to the voltage level on the LHM pin:

- Turned on if a High signal is detected at the LHM pin
- Turned off if a Low signal is detected at the LHM pin

Depending on the root cause, the action taken to quit the limp home mode (provided that the limp home condition has disappeared) is different. Some of the recovery paths require the microcontroller to be supplied by external supply.

A power on reset is always possible.



<span id="page-10-1"></span>

**Table 2. Limp home mode: recovery paths**

<span id="page-10-0"></span>







The following [Figure 4](#page-12-0), [Figure 5](#page-13-0) (a), (b) and [Figure 6](#page-14-0) (a) show the behavior of the device and NRES during start-up in case of normal V<sub>S</sub> ramp up or in case of V<sub>CC1</sub> failures (V<sub>CC1</sub> fail or reset under voltage), both with microcontroller and standalone. [Figure 6](#page-14-0) (b) and [Figure 7](#page-15-2) show the behavior at  $V_S$  ramp down fast and slow respectively.



<span id="page-12-0"></span>

Figure 4. Normal start up vs V<sub>S</sub> ramp up and V<sub>CC1</sub> voltage dips

Note: Normal start up with or without microcontroller.



<span id="page-13-0"></span>

**Figure 5. VCC1\_FAIL or VCC1 reset under voltage (V<sup>S</sup> > VSMIN) at start up**



<span id="page-14-0"></span>

**Figure 6. V<sub>CC1</sub> reset under voltage at start up (V<sub>S</sub> < V<sub>SMIN</sub>) and fast V<sub>S</sub> ramp down** 



<span id="page-15-2"></span>

#### **Figure 7. Slow vs ramp down**

### <span id="page-15-0"></span>**2.2 Protections and functions**

### <span id="page-15-1"></span>**2.2.1 LED current adjust and temperature control**

The LED current can be adjusted within a range of  $\pm 66.7$  %, with respect to the default value set by the LED current sense resistor, via the SPI input, so allowing the end of line calibration. The LED chain temperature measurement is achieved by means of an external NTC resistor connected between the NTC pin and GND. The NTC resistor is supplied through a resistor connected to the 5 V internal regulator output. As soon as the voltage on the NTC resistor becomes lower than the internal threshold, V<sub>NTC\_TH,</sub> (due to an overtemperature in the LED chain) an internal circuitry is activated and the internal LED current reference voltage decreases proportionally, so that the LED current is progressively

16/[69](#page-68-0) DocID025319 Rev 3



reduced (maximum 50 % of the nominal LED current), not allowing the LED temperature to increase over the programmed limit.

Thermal limit intervention is reported by properly setting a bit inside the internal status register.

#### <span id="page-16-0"></span>**2.2.2 Slope compensation**

Slope compensation is needed to ensure the stability of the control loop with all possible values of duty cycle

$$
D = \frac{T_{ON}}{T}
$$

 $(0 < D < 1)$ 

especially for duty cycle greater than 0.5. The recommended slope  $S_{ADD}$  of the additional ramp is proportional to the inductor current slope during the turn off phase, that is:

$$
S_{ADD} = \alpha \cdot S_L
$$

where  $S_{ADD}$  is the additional slope introduced by the circuit,

$$
S_L = \frac{dI_L}{dt}\bigg|_{OFF}
$$

is the off-time inductor slope and

$$
0.5<\alpha<1
$$

 $\mathsf{S}_\mathsf{L}$  is also given by the formula:

$$
S_L = \frac{G_{LA} \cdot R_{SHUNT} \cdot (V_{OUT} - V_{IN})}{L}
$$

Being G<sub>LA</sub> the gain of the linear amplifier (see *[Chapter 5: Electrical characteristics](#page-45-0)* for G<sub>LA</sub> parameter values) and  $R_{\text{SHUNT}}$  is the resistor across pin  $I_{\text{SP}}$  and  $I_{\text{SN}}$  (see *Chapter 7:* [Application circuits](#page-58-0)).

The simplified internal circuit structure for the slope compensation is shown in *[Figure 8](#page-17-1)*.

The additional slope is obtained from the internal oscillator ramp voltage. A fraction of the oscillator voltage ramp is added to the output voltage of the sensing amplifier, which is proportional to the sense resistor voltage drop, and therefore, to the current flowing through power mosfet M1.

The added ramp voltage is

$$
V_{ADD} = I \cdot R_{SLOPE}
$$

where



DocID025319 Rev 3 17/[69](#page-68-0)

$$
I = 2 \cdot \frac{V_{\text{OSC}}}{R_T}
$$

and R<sub>SLOPE</sub> and R<sub>T</sub> are defined in the *[Figure 8](#page-17-1)*, together with their typical values. Therefore, will result:

$$
V_{ADD} = 2 \cdot V_{OSC} \cdot \frac{R_{SLOPE}}{R_{T}}
$$

and consequently:

$$
S_{ADD} = \frac{V_{ADD}}{T} = \frac{2 \cdot V_{OSC} \cdot R_{SLOPE}}{R_T \cdot T}
$$

where T is the period of the converter oscillator.

The additional compensating current slope can be simply adjusted by properly setting the value of the external resistor R9 (and consequently  $\mathsf{R}_{\mathsf{T}}$ ).

<span id="page-17-1"></span>

#### **Figure 8. Internal structure of the slope compensation circuit**

#### <span id="page-17-0"></span>**2.2.3 LED chain overvoltage detection**

Via the external resistor divider (R5, R6) it is possible to detect LED overvoltage events, by programming a threshold for the maximum drop voltage of the LED chain for a specific LED board (see [Section 2.2.12](#page-28-0) for details). In case Boost or Fly back topology is used, the  $L_{\text{MODE}}$  pin must be connected to GND. In this case the voltage at pin  $V_{\text{LED}}$  will be referred to ground. Instead, if Buck Boost topology is used, the  $L_{MODE}$  pin must be connected to 5 V or left open. An internal pull up current source keep this pin high, and in this case, the voltage applied by the resistor divider R5/R6 at pin  $V_{\text{LED}}$  will be referred to the battery voltage applied at pin  $V_S$ . If a valid overvoltage event occurs, which is detected if the LED drop voltage reaches a value  $V_{\text{LED}} \geq \text{OV\_TH1}$ , the device is switched off immediately forcing the



pins G1 and G2 to zero voltage and the event is registered in the status register of the SPI interface and read by the micro.

In case of LED overvoltage, immediately after stopping the device, an internal resistor is applied between pin  $I_{SFNSF+}$  and GND trough the switch "C\_disch" (see *[Figure 1](#page-5-1)*), in order to discharge capacitors C1 and C4, avoiding LED flashing when the converter restarts. Any LED\_OV event will be written in the GSB (Global Status Byte) bit 7 and also in the SR1 (Status Register 1) bit 18.

#### <span id="page-18-0"></span>**2.2.4 Battery overvoltage shutdown**

In case supply voltage applied to the  $V_S$  pin rises above a maximum voltage threshold, sensed by a resistor divider attached at pin INP\_OV, the converter is switched off immediately, forcing outputs pin G1 and G2, to zero voltage. This prevents a LED over current in case of load-dump.

If, following the input overvoltage event, the battery voltage decreases under a second threshold, lower than the former, the converter starts again.

#### <span id="page-18-1"></span>**2.2.5 Regulators thermal shut down**

Both voltage regulators inside the chip are provided with over temperature detection circuits.

If  $V_{R1}$  reaches its maximum temperature,  $V_{R1}$  will be switched off. After that, the behavior of the device depends on the application (see Section 2.2.1: LED current adjust and [temperature control](#page-15-1)).

If instead, is  $V_{R2}$  to reach its maximum temperature (typ 175 °C), then the device will be completely switched off ( $V_{CC1}$  and  $V_{CC2} = 0$ ).

Only the internal temperature monitoring of  $V<sub>CC2</sub>$  remains alive and when the temperature falls down under a second lower temperature threshold (150  $\degree$ C typ.), the device tries to restart again.

#### <span id="page-18-2"></span>**2.2.6 Reset**

The NRES pin (active low), generates a reset signal for the microcontroller.

An external pull up resistor (typ. 100 k) maintain normally high the voltage at pin NRES (see [Figure 32](#page-56-1)).

Following a power up condition, the NRES pin is forced low while the voltage provided by regulator 1 (V<sub>CC1</sub>) is below an internal fixed threshold V<sub>CC1</sub> <sub>TH</sub> of typ 4.5 V. After V<sub>CC1</sub> has reached the above mentioned internal threshold, NRES voltage is kept low for a fixed default time of 2 ms; after that, the NRES pin will be released reaching the normal high state. However, this time can be externally extended by an additional capacitance connected between NRES and GND (see C6 in the application circuits), which is charged by the external pull-up. Depending on the reset-input-threshold of the  $\mu P$  (U<sub>TR</sub>), the required capacitance for a typical  $T_{RD}$  can be calculated as follows:

$$
C6 = -T_{RD}/(R_{PU} \cdot lg(1 - U_{TR}/V_{CC1}))
$$

 $R_{PI}$  is the pull up resistor (value in ohm)



In case  $V_{CC1}$  voltage drops below the internal threshold during the normal functioning, or when the device is put in standby, the NRES pin is forced to low, but after a time interval  $T_{RR}$ has expired and kept low until the  $V_{CG1}$  has gone back again to the internal threshold (see [Figure 4](#page-12-0) for more details).

#### <span id="page-19-0"></span>**2.2.7 Watchdog**

In case the application uses a microcontroller, during the device power-up a reset pulse is generated periodically every 200 ms (default) for 2.0 ms waiting for microcontroller acknowledgment. Timeout window is selectable by SPI (100 ms or 200 ms) and the reset time could be extended by the external capacitor C6.

- Timeout WD is refreshed by bit toggling.
- After the 1<sup>st</sup> WD timeout, a reset pulse is generated and the device enters in Limp Home mode. After the second WD timeout, another reset pulse cycle is generated, waiting for microcontroller response.
- After 3 consecutive reset cycles without WD refresh, which means that microcontroller is not responding, the voltage regulator,  $V_{CC1}$ , is turned off and the device keeps working in "Limp Home Mode" (see [Figure 33](#page-57-0)). Safety critical functions like Low Beam application require the LED Driver to be turned on if the microcontroller fails, while in case of high beam application, it is required the driver to be switched off in case of microcontroller failure. As a consequence, the device operates according to the state of LHM pin which is enabled during the recognition of the microcontroller failure. In particular, if LHM pin is kept low the device will be always OFF. If instead, LHM pin is high or left open, the device will be switched permanently ON, regardless of the status of PWM\_L pin.If the application doesn't use a microcontroller (stand alone operation), the start-up WD control must to be deactivated. This can be done by connecting NRES pin to the battery supply voltage  $V_S$ . In such a case the driver will operate in normal mode as above mentioned (see stand alone operation).

#### <span id="page-19-1"></span>**2.2.8 Standby and wake up by ENABLE pin**

A low consumption mode is required in case of applications directly connected to the battery.

The device enters in standby mode, that is the default operating modes because of an internal pull down, in case of low level signal at the ENABLE pin and it wakes up in case of high level signal.During standby mode,  $V_{CC1}$  and  $V_{CC2}$  are switched off. [Figure 9](#page-20-1) and [Figure 10](#page-20-2) show two possible application schematics in case of direct connection to the battery.

In case of [Figure 9](#page-20-1) the microcontroller of the application goes in standby when the microcontroller sets the LIN transceiver in standby mode: NSLP = Low→INH goes Low→the DRL driver goes in standby.

The application is waken up from the standby when a wake up source is detected by the LIN transceiver. That means INH goes high and so ENABLE, then the DRL driver restarts and consequently  $V_{CCA}$  is activated and supplies the microcontroller.

In case of [Figure 10](#page-20-2), a power management device is present, which supplies the microcontroller. Normally the inverted FSO signal coming from the power management device is high. This output is inverted by an external logic and applied to one of the two input OR diodes and therefore, at the input of the OR the voltage is normally at logical zero.



So in this case the LED driver goes:

- In stand-by mode with a low level on ENABLE pin operated by the microcontroller
- In normal mode with a high level on ENABLE pin operated by the microcontroller

The inverted FSO signal, coming from the power management device ensures, putting trough the inverter and the external OR diode ENABLE pin high, that the LED driver correctly restarts even if the microcontroller fails.

<span id="page-20-1"></span>

**Figure 9. Operation with a standalone LIN and ENABLE**

**Figure 10. Operation with PM device and ENABLE (FSO active Low)**

<span id="page-20-2"></span>

1. An inverter network is required.

#### <span id="page-20-0"></span>**2.2.9 Frequency setting and dither effect**

The internal main converter oscillator structure is reported in [Figure 11](#page-21-0).



The external resistor applied between pin  $R_{SF}$  and ground is setting the converter working frequency. The voltage applied on pin  $R_{SF}$  is the internal reference reported by the source follower structure which is a constant voltage of 1.21 V. The converter frequency is directly related to the current flowing through the  $R_{SF}$  pin. [Figure 12](#page-22-1) reports the behavior of frequency converter as function of the external resistor  $R_{SF}$  and  $I_{RSF}$  as function of converter frequency. As above mentioned the converter oscillator spread parameters (dither effect) are adjustable via SPI.

Dither effect is disabled by default during standalone operation, but it is possible enabling it simply connecting the SDI pin to 5 V voltage.

<span id="page-21-0"></span>

#### **Figure 11. Internal structure of main converter oscillator**



<span id="page-22-1"></span>

Figure 12. Converter frequency range vs R<sub>SF</sub> and I<sub>RSF</sub> vs frequency

#### <span id="page-22-0"></span>**2.2.10 Start up LED overvoltage management**

The following diagram shows the purpose of delay time windows " $t_{DStart}$ " and " $t_{EnRecov}$ ".

The first delay window  $t_{DStart}$  has been thought to ensure an initial time period for charging the external buffer capacitor of the charge pump C9. When  $V_S$  is below  $V_{SMIN}$ , the LED overvoltage recovery bit is set. During this time interval, triggered as soon as the battery voltage  $V_S$  overcomes  $V_{SMIN}$  threshold, the converter remain in a stop condition, independently from PWM\_L. When the t<sub>DStart</sub> is elapsed (typ. 5 ms), the converter is released and behaves according to the PWM\_L signal provided, that no failure occurs.

If no LED overvoltage comes during the 2<sup>nd</sup> time interval t<sub>EnRecov</sub>, LED ov recovery bit is reset.



If a LED overvoltage failure occurs afterwards, the failure will be latched and the converter is stopped until a read and clear of the status register 1.

Note that during  $t_{DStart}$ , the converter is stopped to enable the buffer capacitor C9 to charge at a sufficient voltage to correctly drive the mosfet M2. This delay prevents the converter to turn on, while M2 stays off, avoiding a LED overvoltage event.

If the application uses a big capacitor<sup>(a)</sup>, it is recommended to keep the PWM\_L signal low after a power on reset or after a  $V_S$  under voltage, until C9 is totally charged, to avoid a LED overvoltage. [Figure 13](#page-24-0) shows the device behavior in case of no LED overvoltage failure, after  $t_{DStart}$ .

If C9, after t<sub>DStart</sub> time, should be not enough charged to allow correct driving operation, a possible LED overvoltage will appear when, the converter will be released. [Figure 14](#page-24-1) shows what happens in this case.

After  $t_{DStart}$ , the converter is released while the C9 capacitor is only partially charged. Consequently,  $V_{LED}$  increases up to LED OV\_TH1 and a LED overvoltage event is detected during the  $t_{EnRecov}$  phase. The LED\_Ov\_Rec bit is not reset at the end of the  $t_{EnRecov}$  phase due to the LED overvoltage event. The discharge path is activated until  $V_{LED}$  crosses LED OV TH2. Then, the LED Ov Rec bit is reset, the converter is released, and the buffer capacitor C9 is now fully charged, enabling the dimming mosfet M2 to turn on.

[Figure 15](#page-25-0) shows the case of LED Ov Rec bit during a start up with a rising edge on PWM\_L = High after the expiration of  $t_{DStart}$ . In this case, the  $t_{EnRecov}$  phase starts only when the PWM\_L signal goes High. [Figure 16](#page-25-1) shows the case of LED overvoltage event, which could appear during normal functioning.

The LED overvoltage status bit is set (latched) and the discharge path is activated until  $V_{\text{LED}}$ crosses LED OV\_TH2. The converter is stopped, independently from PWM\_L, until a read and clear command of the status register 1 (LED\_Ov\_Rec bit is reset).

If a LED overvoltage failure event occurs during  $V_S$  overvoltage, (battery OV), the discharge path for the output capacitor is inhibited and the LED overvoltage status bit is not set.

When the  $V_S$  overvoltage event disappears, ( $V_S$  crosses  $V_S$  OV\_TH2), the LED overvoltage status bit is set (latched) and the discharge path is activated until  $V_{LED}$  crosses LED OV TH2. The converter is stopped, independently from PWM\_L, until the LED ov status bit is cleared (read and clear of the status register 1). [Figure 17](#page-26-1) shows such a case.

Finally *[Figure 18](#page-26-2)* shows how will be managed the LED Ov Rec bit in case signal PWM L has a low on-time. In this case the LED Ov Rec bit is reset when the cumulated running time of  $t_{\text{FnRecov}}$  exceeds typ. 5 ms. This feature enables a single recovery of a LED overvoltage event, due to a too fast regulation loop (set by the resistor and capacitor connected to RCCOMP pin), even in PWM operation with low on-time. However, a proper choice of RC network values, avoiding fast transients on the LED string voltage, when the converter is switched ON, it is carefully recommended



a. More than 22 nF

<span id="page-24-0"></span>

#### **Figure 13. Correct start UP with no LED overvoltage failure**



<span id="page-24-1"></span>





<span id="page-25-0"></span>**Figure 15. Device behavior in case the low to high transition of PWM\_L signal happens after t**<sub>DStart</sub> expiration



<span id="page-25-1"></span>



<span id="page-26-1"></span>

**Figure 17. LED overvoltage detection due to a possible battery VS overvoltage**

<span id="page-26-2"></span>



#### <span id="page-26-0"></span>**2.2.11 Programming the over/under voltage threshold**

The voltage across the LED string is continuously sensed by the external resistor divider R5/R6 and reported inside the chip trough the apposite pin  $V_{LED}$ . Considering negligible the voltage drop due to the sense resistor and the  $V_{DS}$  of external mosfet M2 respect to the LED



voltage string, according to the equation reported below, the LED overvoltage thresholds are given by the following formulas:

VLED\_OV = OV\_TH1 / K<sup>L</sup> ; being K<sup>L</sup> = R6 / (R5+R6);

OV\_TH1 is the reference for the OV internal comparator. Typical value for OV\_TH1 is 3.5 V.

LED OV event makes the converter and also mosfet M2 immediately switched OFF, in order to prevent any damage to the LED string or to the driver. Furthermore, following an OV event, the LED\_OV status register is set and an internal load is applied between  $I_{\text{SENSE+}}$  pin and ground in order to fast discharge the voltage across capacitor C4.

In the boost topology application, if a short circuit between the source of external mosfet M2 and GND occurs, an uncontrolled current could flow. In order to avoid this situation, a maximum LED current protection has been inserted, which continuously monitors the voltage across the sense resistor RSENSE. If this voltage reaches a value in excess of an internal fixed threshold of (see [Table 24](#page-48-2) - LED over current protection threshold parameter), the status bit LED\_OC (led over current) is set and the converter and also mosfet M2 will be immediately switched OFF.

Following a stop of the converter due to an OV event, the device can not be restarted before of C4 discharge ( $V_{LED}$  is below OV\_TH2).

After an OV event, the converter could restart if a read and clear command of the LED\_OV status bit is done. *[Table 3](#page-28-1)* summarizes the suggested value of K<sub>L</sub> resistor ratio, supposing to have a LED OV event, when the voltage across LED string, reaches a value in excess of 50 % of its nominal value.

<span id="page-27-0"></span>





<span id="page-28-1"></span>



<span id="page-28-3"></span>1. Not Applicable on boost converter topology, since the chain LED Drop must be always larger as the maximum battery voltage.

<span id="page-28-4"></span>2. Theoretical value; effective value will be clamped to 52 V (typ) by the OV protection.

#### <span id="page-28-0"></span>**2.2.12 Input overvoltage programming**

Supply overvoltage is programmed by the external partition ratio  $K<sub>1</sub> = R3/R4$ 

According to the [Figure 20](#page-28-2) input overvoltage thresholds depend on the internal reference voltages  $V_{\text{OVTH1}}$  and  $V_{\text{OVTH2}}$  (being  $V_{\text{OVTH2}}$  <  $V_{\text{OVTH1}}$ )

Typical values of these internally generated references are 3.5 V and 3 V.

When the Battery voltage reaches a value in excess to  $\mathrm{V_{S_{{\small -}TH1}}}$  the converter is immediately stopped. When the battery voltage, going down, reaches a value just lower to  $\vee_{\mathsf{S\_TH2}},$  the converter restarts again.

#### **Figure 20. Input overvoltage programming**

<span id="page-28-2"></span>



As an example, if we want  $V_{S\_TH1}$  = 20 V, according to the formula of [Figure 20](#page-28-2), R3/R4 will result equal to 4.7 and consequently the deactivation threshold V<sub>S\_TH2</sub> will result  $\sim$  17 V.<sup>(b)</sup>



b. Notice that the deactivation threshold must be always greater than the maximum allowed battery value in normal conditions.

### <span id="page-30-0"></span>**3 SPI functional description**

### <span id="page-30-1"></span>**3.1 Serial peripheral interface (ST SPI standard)**

The SPI communication is based on a standard ST-SPI 24-bit interface, using CSN, SDI, SDO and SCK signal lines.

Input data are shifted into SDI, MSB first while output data are shifted out on SDO, MSB first.

During active mode, the SPI:

- Triggers the watchdog
- Controls the modes and status of all internal modules (incl. input and output drivers)
- Provides driver output diagnostic
- Provides device diagnostic (incl. over temperature warning, device operation status)

Note: During standby modes, the SPI is generally deactivated.

The SPI can be driven by a microcontroller with its SPI peripheral running in following mode:

<span id="page-30-2"></span>

According to the standard, a generic input bit is sampled by the low to high transition of the clock CLK and a generic output bit changes synchronously to the high to low transition of CLK.

This device is not limited to micro controller through a built-in SPI. Only three CMOScompatible output pins and one input pin will be needed to communicate with the device. A fault condition can be detected by setting CSN low. If  $CSN = 0$ , the DO pin will reflect the global error flag (fault condition) of the device (see [Figure 22](#page-31-3)). This operation does not cause a communication error bit in the global status byte to be set.



<span id="page-31-3"></span>

#### **Figure 22. SPI global error information output**

### <span id="page-31-0"></span>**3.2 Signal description**

- Serial Clock (SCK): this input signal provides the timing of the serial interface. Data present at Serial Data Input (SDI) is latched on the rising edge of Serial Clock (SCK). Data on Serial Data Out (SDO) is shifted out at the falling edge of Serial Clock (SCK).
- Serial Data Input (SDI): This input is used to transfer data serially into the device. It receives the data to be written. Values are latched on the rising edge of Serial Clock (SCK).
- Serial Data Output (SDO): this output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (SCK). SDO also reflects the status of the <Global Error Flag> (Bit 7 of the <Global Status Register>) while CSN is low and no clock signal is present
- Chip Select Not (CSN): when this input signal is High, the device is deselected and Serial Data Output (SDO) is high impedance. Driving this input Low enables the communication. The communication must start and stop on a Low level of Serial Clock (SCK).

### <span id="page-31-1"></span>**3.3 SPI protocol**

### <span id="page-31-2"></span>**3.3.1 SDI, SDO format**

SDI format during each communication frame starts with a command byte.

It begins with two bits of operating code (OC0, OC1) which specify the type of operation (read, write, read and clear status, read device information) and is followed by a 6 bit address (A0:A5). The command byte is followed by an input data byte (D0:D15).



At the beginning of each communication the master device read the contents of the <SPIframe-ID> register (ROM address 3Eh) of the slave device. This 8 bit register indicates the SPI frame length (24 bit) and the availability of additional features.

Each communication frame consists of a command byte which is followed by 2 data bytes.

The data returned on SDO within the same frame always starts with the <Global Status Byte>. It provides general status information about the device. It is followed by 2 data bytes (i.e. "in-frame-response").

For write cycles the <Global Status Byte> is followed by the previous content of the addressed register.

<span id="page-32-1"></span>

#### **Table 4. Command byte (8 bit)**

#### **Table 5. Input data byte**

<span id="page-32-2"></span>

SDO format during each communication frame starts with a specific byte called Global Status Byte (see [Section 3.3.2](#page-32-0)). This byte is followed by two output data byte (D0:D7, D8:D15).

#### **Table 6. Global status byte**

<span id="page-32-3"></span>

#### **Table 7. Output data byte**

<span id="page-32-4"></span>

#### <span id="page-32-0"></span>**3.3.2 Global status byte description**

The data shifted out on SDO during each communication starts with a specific byte called Global Status Byte. This one is used to inform the microcontroller about global faults which can be happened on the channel part (like thermal warning, OVL,...) or on the SPI interface (like communication error,...). This specific register has the following format.



<span id="page-33-1"></span>

#### **Table 8. Global status byte**

#### <span id="page-33-0"></span>**3.3.3 Operating code definition**

The SPI interface features four different addressing modes which are listed in [Table 10](#page-36-1).

<span id="page-33-2"></span>

#### **Table 9. Operation code definition**

The <Write Mode> and <Read Mode> operations allow access to the RAM of the device.

A <Read and Clear Mode> operation is used to read a status register and subsequently clears its content.

The <Read Device Information> allows access to the ROM area which contains device related information such as <ID-Header>, <Product Code>, <Silicon Version> and <SPIframe-ID>.

#### **Write mode**

The write mode of the device allows writing the content of the input data byte into the addressed register. Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.



During the same sequence outgoing data are shifted out MSB first on the falling edge of the CSN pin and subsequent bits on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte and the second to the previous content of the addressed register.

<span id="page-34-0"></span>

#### **Figure 23. SPI write operation**

#### **Read mode**

The read mode of the device allows to read and to check the state of any register. Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte and the second to the content of the addressed register. In case of a read mode on an unused address, the 'global status/error' byte on the SDO pin is following by 00H byte.

In order to avoid inconsistency between the Global status byte and the status register, the status register contents are frozen during SPI communication.

<span id="page-34-1"></span>

#### **Figure 24. SPI read operation**

#### **Read and clear status command**

The read and clear status operation is used to clear the content of the addressed status register (see [Section : Status registers 1](#page-40-1)). A read and clear status operation with address



3Fh clears all status registers simultaneously and reads back the configuration register (GLOBCTR).

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which register content is read then erased while the data byte is 'don't care'.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the addressed register.

In order to avoid inconsistency between the Global status byte and the status register, the status register contents are frozen during SPI communication.

<span id="page-35-0"></span>

#### **Figure 25. SPI read and clear operation**

#### **Read device information**

Specific information can be read but not modified during this mode.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which information is read while the data byte is 'don't care'.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the addressed register.



<span id="page-36-3"></span>

#### **Figure 26. SPI read device information**

### <span id="page-36-0"></span>**3.4 Address mapping**

T

<span id="page-36-1"></span>

<span id="page-36-2"></span>



# <span id="page-37-0"></span>**3.5 Control registers (RAM)**

### **Control registers 1**





### **Control registers 2**



**Table 12. Internal oscillator frequency deviation settings**

<span id="page-38-0"></span>



<span id="page-38-1"></span>



### <span id="page-39-0"></span>**Control registers 3**



### <span id="page-40-0"></span>**3.6 Status registers**

#### <span id="page-40-1"></span>**Status registers 1**



<span id="page-40-2"></span>1. "Read only", real time bit.

<span id="page-40-3"></span>2. These bits are latched until a "Read and Clear" access.



- Bit [15:13] Reserved
	- Bit [12] Lmode\_Err: this bit is set if a mismatch between the signal on LMODE pin and VLED pin is detected.
	- Bit [11] Vs\_Ov: is set if an overvoltage event at the supply line is detected
	- Bit [10] Vs\_Uv: is set if an under voltage event at the supply line is detected
	- Bit [9] Led\_Temp\_Warn: temperature warning for the LED
	- Bit [8] Led\_Oc: Is set if an over current event across the LED chain is detected
	- Bit [7] Led\_Ov: is set if an overvoltage event across the LED chain is detected
	- Bit [6] Vcc1\_Off: when set, this bit indicated that  $V_{CC1}$  is off
	- Bit [5] Vcc1\_Fail
		- Indicates that:
		- $V_{CC1}$  is below  $V_{CC1}$  FAIL threshold for typ. 2 µs in active mode  $V_{CC1}$  is below  $V_{CC1}$  FAIL threshold for more than 4 ms typ. during start up
	- Bit [4] Vcc1\_Uv\_To: this bit is set in active mode if  $V_{CG1}$  is below the reset threshold for more than typ. 2 ms
	- Bit [3] Vcc1\_Ot: set if an overtemperature condition has been detected on  $V_{CC1}$
	- Bit [2] Vcc1\_Sc: indicates a short circuit on  $V_{CC1}$ . This bit is set if  $V_{CC1}$  stays below the  $V_{CC1\_FAIL}$  threshold 4 ms (typ.) after the power on reset or below the reset threshold 100 ms after the POR (Power On Reset)
	- Bit [1] SDI\_stuck@
	- Bit [0] WD\_fail



#### **Status registers 2**



<span id="page-41-1"></span>1. "Read only", real time bit.

2. "Read only" bit. These bits are cleared by a WD re-trigger.



- Bit [15:9] Reserved
	- Bit [8] Led\_Ov\_Rec Once this bit is set, the device will make a single trial to recover from an LED overvoltage.
	- Bit [7] Ext\_Vcc: this bit reflects the signal on the Ext\_Vcc pin,
	- Bit [6] PWM\_L: this bit reflects the signal on the PWM\_L pin
	- Bit [5] Standalone: this bit is set if the device operates in standalone mode, without microcontroller
	- Bit [4] LHM: reflects the level at LHM pin
	- Bit [3] Lh\_Sw\_St: is set if the software limp home mode is activated
- Bit [2:0] WD\_status[2:0]: these bits indicate the status of the watchdog timer (see [Table 14](#page-41-0) and see [Figure 27](#page-42-0))

<span id="page-41-0"></span>

| WD_Status[1] | WD_Status[1] | WD_Status[0] | <b>WD timer status</b> |
|--------------|--------------|--------------|------------------------|
|              |              |              | [025%]                 |
|              | U            |              | $[25 \% \dots 50 \%]$  |
|              |              |              | $[50 \% \dots 75 \%]$  |
|              |              |              | $[75 \% \dots 100 \%]$ |

**Table 14. Watchdog timer status**



<span id="page-42-0"></span>

#### **Figure 27. Principle of the WD\_Status bits**

### **Trimming and test register**



### **Configuration register**





# <span id="page-43-0"></span>**4 Electrical specifications**

<span id="page-43-3"></span>

#### **Figure 28. Voltage and current conventions**

### <span id="page-43-1"></span>**4.1 Absolute maximum ratings**

Maximum ratings are absolute ratings; exceeding any one of these values may cause permanent damage to the integrated circuit.

<span id="page-43-2"></span>









#### **Table 16. Thermal data**





<span id="page-44-0"></span>ř.

# <span id="page-45-0"></span>**5 Electrical characteristics**

Values specified in this section are for 5.6 V  $\leq$  V<sub>S</sub>  $\leq$  24 V; -40 °C  $\leq$  Tj  $\leq$  150 °C, unless otherwise specified

<span id="page-45-1"></span>





| <b>Symbol</b>                           | <b>Parameter</b>   | <b>Test condition</b>                                | Min  | Typ | <b>Max</b> | Unit |
|---|--|--|------|-----|------------|------|
| $CV_{CC1}$                              | Load capacitance   | A good quality (Low ESR)<br>capacitor is recommended |      | 10  |            | μF   |
| $V_{\rm CC1\_OT}$                       | Regulator 1 over temperature<br>detection level              |  | 150  | 175 | 190        | °C   |
| $V_{\text{CC1}\_\text{OT}\_\text{HYS}}$ | <b>Hysteresis</b>  |  | 20   | 25  | 30         | °C   |
| $t_{V1O}$ T                             | Filtering time for regulator 1<br>over temperature detection |  | 0.75 |     | 1.55       | ms   |

Table 17. VS and V<sub>CC1</sub> pin characteristics (continued)

1.  $V_{\text{CC1\_1mA}}$  is  $V_{\text{CC1}}$  at  $I_{\text{LOAD}} = 1$  mA;  $V_{\text{S}} = 13.5$  V.

2. Minimum  $V_{CC1}$  voltage for keep RAM data.

<span id="page-46-0"></span>

#### Table 18. V<sub>CC2</sub> and C5V pin characteristics

1.  $V_{CC2\_1mA}$  is the value of  $V_{CC2}$  at I load = 1 mA,  $V_S$  = 13.5 V; T<sub>j</sub> = 25 °C.

2.  $V_{CSV\_1mA}$  is the value of  $V_{CSV}$  at external  $I_{CSV}$  load = 1 mA,  $V_S = 13.5$  V;  $T_i = 25$  °C.

3.  $V_{CSV\_1mA}$  is the value of  $V_{CSV}$  at external  $I_{CSV}$  load = 1 mA,  $V_S$  = 13.5 V; T<sub>i</sub> = 25 °C.



<span id="page-47-0"></span>

| Symbol               | <b>Parameter</b>                                    | <b>Test condition</b>   | Min | Typ            | Max | Unit   |
|----------------------|---|---|-----|----------------|-----|--------|
| $V_{\text{CC1\_TH}}$ | Reset intervention threshold                        |   | 4.6 | 4.7            | 4.8 | V      |
| $T_{RR}$             | $V_{CC1}$ reset filtering time                      | $V_{CC1}$ < $V_{CC1}$ TH  | 13  | 16             | 23  | μs     |
| $t_{FS}$             | $V_{CC1}$ reset time-out for fail safe<br>detection | $V_S \geq V_{SMIN};$<br>$V_{CG1}$ < $V_{CG1}$ TH; t $\ge$ t <sub>FS</sub>         | 1.6 | 2              | 2.9 | ms     |
| $T_{RD}$             | Reset delay time                                    | $V_{CC1} \geq V_{CC1}$ TH   | 1.6 | $\overline{2}$ | 2.9 | ms     |
| <b>INRES</b>         | High state reset sink current                       | $V_{NRES} = V_S$ ; NRES active  | 0.5 | 1.7            | 3.5 | mA     |
| <b>NRES</b>          | High state reset leakage current                    | $V_{NRES} = V_S$ ; NRES<br>inactive   |     |                | 300 | μA     |
| V <sub>NRES_L</sub>  | Reset I/O low state level                           | $V_{CC1} \leq V_{CC1}$ TH <sub>1</sub><br>$I_{NRES} = 1 \overline{m}\overline{A}$ |     |                | 0.5 | $\vee$ |
| V <sub>LMODE_H</sub> | Led mode switch high state input                    |   | 4   |                |     | $\vee$ |
| V <sub>LMODE_L</sub> | Led mode switch low state input                     |   |     |                | 1   | $\vee$ |
| -I <sub>LMODE</sub>  | Internal pull up current source                     | $V_{LMODE} = 0$   | 10  | 18             | 25  | μA     |

**Table 19. NRES and LMODE pin characteristics**

#### **Table 20. G1 driver 1 pin characteristics**

<span id="page-47-1"></span>

#### **Table 21. G2 pin characteristics (driver2)**

<span id="page-47-2"></span>

1.  $I_{G2-H}$  current is measured when the voltage across gate and source of Mosfet M2 (V<sub>GS\_M2</sub>) reaches a value of 6 V during its rising transient.

2.  $I_{G2\perp}$  current is measured when the voltage across gate and source of Mosfet M2 (V<sub>GS\_M2</sub>) reaches a value of 6 V during ts falling transient.



<span id="page-48-0"></span>

| Symbol                  | <b>Parameter</b>   | <b>Test condition</b>  | Min                  | Typ  | <b>Max</b> | Unit       |
|-------------------------|--|--|----------------------|------|------------|------------|
| $V_{RSF}$               | Voltage at pin $R_{SF}$  | $I_{RSF}$ = 42 µA  | 1.12                 | 1.21 | 1.25       | V          |
| $F_{O}$                 | DC-DC converter frequency range  | See Figure 12  | 100                  |      | 520        | <b>kHz</b> |
| $F_{O_S}$               | Oscillator frequency spread at<br>125 kHz  | $I_{RSF}$ = 17 µA<br>$(FO \approx 125$ kHz)                        | 100                  | 125  | 150        | <b>kHz</b> |
| $F_{O,S}$               | Oscillator frequency spread at<br>300 kHz  | $I_{RSF}$ = 42 µA<br>$(FO \approx 300$ kHz)                        | 240                  | 300  | 360        | <b>kHz</b> |
| $F_{O_S}$               | Oscillator frequency spread at<br>470 kHz  | $I_{RSF}$ = 67 µA<br>$(FO \approx 470$ kHz)                        | 420                  | 470  | 520        | <b>kHz</b> |
| Duty cycle<br>max       | DC-DC converter max duty cycle<br>limit  |  |                      | 90   |            | $\%$       |
| Duty cycle min          | DC-DC converter min duty cycle<br>limit  |  |                      | 10   |            | $\%$       |
| F <sub>MOD</sub>        | Modulation frequency of the internal<br>oscillator   | See Section 3.5: Control<br>registers (RAM) F <sub>MOD</sub> [0:1] | 1.95, 3.9, 7.8, 15.6 |      | <b>kHz</b> |            |
| $D% = \Delta F_0 / F_0$ | See Section 3.5: Control<br>Frequency deviation factor<br>0 to $\pm 35$ (step $\pm 5$ %)<br>registers (RAM) $F_{DFV}[0:2]$ |  |                      |      | $\%$       |            |

Table 22. Converter oscillator and R<sub>SF</sub> pin characteristics

**Table 23. PWM\_L, PWM, MOUT pin characteristics**

<span id="page-48-1"></span>

| <b>Symbol</b>         | <b>Parameter</b>   | <b>Test condition</b> | Min | Typ | Max | Unit   |
|-----------------------|--|-----------------------|-----|-----|-----|--------|
| TON <sub>PWM_L</sub>  | Minimum PWM_L on time  | $Q_G = 9 nC$          | 100 |     |     | μs     |
| PWM_L <sub>LOW</sub>  | Low level PWM_L input voltage                                  |                       |     |     | 1   | V      |
| PWM_L <sub>HIGH</sub> | High level PWM_L input voltage                                 |                       | 4   |     |     | V      |
| FOWM L PD             | Pull down current source                                       |                       | 20  | 28  | 35  | μA     |
| $PWM_{LOW}$           | Low level PWM input voltage                                    |                       |     |     | 1   | $\vee$ |
| PWM <sub>HIGH</sub>   | High level PWM input voltage                                   |                       | 4   |     |     | V      |
| R <sub>PWM_PD</sub>   | Pull Down resistor   |                       | 50  | 230 | 500 | kΩ     |
| $V_{MOUT_H}$          | High state output voltage (digital mode)                       | $-I_{MOUT} = 0.1$ mA  | 4   |     |     | V      |
| $V_{MOUT\_L}$         | Low state output voltage (digital mode)<br>$I_{MOUT} = 0.1$ mA |                       |     |     | 1   | $\vee$ |
| Z <sub>MOUT</sub>     | Analogue mode output impedance                                 |                       |     | 10  |     | kΩ     |



<span id="page-48-2"></span>



| Symbol   | - - ·· · · ››cnɔc+› · ››cnɔc- r<br><b>Parameter</b>   | <b>Test condition</b>   | <b>Min</b>           | <b>Typ</b>                               | <b>Max</b>           | <b>Units</b> |
|--|---|---|----------------------|--|----------------------|--------------|
| $(V_{\text{ISENSE+}}$<br>$V_{\text{ISENSE-}}$ TH | <b>LED</b> over current<br>protection threshold   | $V(I_{SENSE}+) = 25 V;$<br>$V_{LREF} = V_{LREF_16}$<br>$V_{\text{RCCOMP}} = 2 V$              | $V_{LREF}$ +<br>0.03 | $V_{LREF}$ +<br>0.08                     | $V_{LREF}$ +<br>0.14 | $\vee$       |
| SENSE_CD   | Current consumption<br>from $I_{\text{SENSE+}}$<br>(LED_OV)   | $V_{\text{SENSE+}}$ = $V_{\text{SENSE-}}$ = 25 V  | 3                    | 5  | 10                   | mA           |
| V <sub>SENSE_MAX_1</sub>                         | Threshold at pin<br>$I_{\text{SENSE+}}$ for overvoltage<br>protection (activation)                              |   | 49.5                 | 52                                       | 54                   | $\vee$       |
| VSENSE_MAX_2                                     | Threshold at pin<br>I <sub>SENSE+</sub> for overvoltage<br>protection (de-<br>activation)                       |   | 25                   | 33                                       | 35                   | V            |
| <b>VOFFS</b>                                     | OTA input offset voltage  | $V_{LREF} = 0 V; V(l_{SENSE}+) = 25 V;$<br>$V_{\text{RCCOMP}} = 2 V$                          | $-10$                |  | 10                   | mV           |
| <b>I</b> OFFS                                    | OTA input offset current  | $V(I_{\text{SENSE}}+) = 25 V;$<br>$V_{\text{RCCOMP}} = 2 V$                                   |                      |  | 10                   | μA           |
| $G_M$  | Transconductance gain   | $V(I_{\text{SENSE}}+) = 25 V;$<br>$V_{\text{RCCOMP}} = 2 V$                                   | 0.95                 | 1.2                                      |                      | mS           |
| $-l$ <sub>COMP</sub>                             | Sourced output current  | $V_{LREF} = V_{LREF_16}$<br>$(V_{\text{ISENSE+}} \cdot V_{\text{ISENSE-}}) = 0$               | 50                   | 175                                      |                      | μA           |
| <b>ICOMP</b>                                     | Sunk output current   | $V_{LREF} = V_{LREF}$ 16;<br>$(V_{\text{ISENSE+}} \cdot V_{\text{ISENSE-}}) = 300 \text{ mV}$ | 50                   | 175                                      |                      | μA           |
|  |   | $V_{LREF} = V_{LREF}$ 16;<br>$(V_{\text{ISENSE+}} \cdot V_{\text{ISENSE-}}) = 1 V$            | 100                  | 300                                      |                      |              |
| V <sub>COMP</sub>                                | Output voltage range  |   | 0                    |  | 3.5                  | V            |
| $V_{LREF\_16}$                                   | Default internal voltage<br>reference for constant<br>LED current regulation                                    | Internal LED current<br>register = 16d; $VNTC$ = 5 V;<br>$V_{\text{ISENSE+}}$ = 25 V          | 138                  | 150                                      | 162                  | mV           |
| $V_{LREF}$                                       | Internal voltage<br>reference range-for<br>setting output LED<br>current <sup>(1)</sup>                         | $V_{NTC} = 5 V$   |                      | $(8 + N) /$<br>$24*$<br>$V_{LREF_{-16}}$ |                      | mV           |
| VLREF_NTC  | Max internal V <sub>LREF</sub><br>reduction caused by<br>NTC intervention<br>(thermal LED current<br>reduction) | $V_{NTC} = 0 V$   |                      | $0.5*$<br>$V_{LREF}$                     |                      | mV           |
| VLREF-STEP                                       | Internal voltage<br>reference step  |   |                      | $4/3*$<br>$(V_{LREF\_16}$<br>/31)        |                      | mV           |
|  |   | I <sub>SP</sub> , I <sub>SN</sub> pin characteristics   |                      |  |                      |              |
| $V_{SP,}$ $V_{SN}$                               | Shunt resistor input<br>voltage range   |   | $-0.3$               |  | 5                    | V            |

**Table 24. ISENSE+, ISENSE- pin, and O.T.A. characteristics (continued)**



| Symbol                            | <b>Parameter</b>  | <b>Test condition</b>  | Min                      | <b>Typ</b>                          | <b>Max</b>  | <b>Units</b> |
|-----------------------------------|---|--|--------------------------|-------------------------------------|-------------|--------------|
| $V_{SP}$ - $V_{SN}$               | Differential input<br>voltage range                                       |  | $-0.3$                   |                                     | 0.5         | V            |
| $G_{LA\_CPK}$                     | Gain of internal linear<br>amplifier                                      | $V_{SP}$ = 100 mV; $V_{SN}$ = 0 V; Pin<br><b>SC</b> floating | 8                        | 9.8                                 | 12          |              |
| $V_{LA\_OFFS}$                    | Linear amplifier output<br>offset voltage                                 | $V_{SP} = V_{SN} = 0$  |                          | 150                                 | 350         | mV           |
| $V_{CL\_31}$                      | Default internal<br>reference for the<br>current limiter <sup>(3)</sup>   | Internal C.L. register $= 31$                                |                          | 3.5                                 |             | V            |
| $(V_{SP} - V_{SN})$ <sub>TH</sub> | Differential threshold<br>voltage for activate max<br>input current prot. | Internal C.L. register $= 31$ ;<br>$V_{SC}$ = 5 V            | 300                      | 350                                 | 400         | mV           |
| $V_{CL}$                          | Internal C.L. voltage<br>reference range                                  |  | $0.279*$<br>$V_{CL\_31}$ |                                     | $V_{CL_31}$ | $\vee$       |
| V <sub>CL_STEP</sub>              | Internal C.L. voltage<br>reference step                                   |  |                          | $(0.721$ *<br>$V_{CL_{31}}/$<br>31) |             | $\vee$       |

**Table 24. I**<sub>SENSE</sub>, **I**<sub>SENSE</sub>, pin, and O.T.A. characteristics (continued)

1. Writing into 5 bit LED Current Register via SPI.

2. N is the number corresponding to the 5 bits of LED\_CURR control register.

3. Settable by loading the 5 bit C.L. Register via SPI.

**Table 25. SC pin characteristics**

<span id="page-50-0"></span>

| Symbol               | <b>Parameter</b>           | <b>Test condition</b> | Min | <b>Typ</b> | Max  | Units |
|----------------------|----------------------------|-----------------------|-----|------------|------|-------|
| $V_{SC\,low}$        | Min ramp voltage at pin SC | $I_{SC} = 0$          |     | 0.2        | 0.45 |       |
| V <sub>SC</sub> HIGH | Max ramp voltage at pin SC | $I_{SC} = 0$          | 1.4 |            | 2.6  |       |
| $R_{SC}$             | Ext. resistor range        |                       | 10  |            | 1000 | kΩ    |

### **Table 26. VLED pin characteristics**

<span id="page-50-1"></span>



| Symbol    | <b>Parameter</b>                                      | <b>Test condition</b>           | Min                | Typ                      | <b>Max</b>              | <b>Units</b> |
|-----------|---|---------------------------------|--------------------|--------------------------|-------------------------|--------------|
| OV_TH1_VS | LED overvoltage threshold 1<br>buck-boost application | $L_{\text{MODE}} = \text{high}$ | $V_S +$<br>3.2     | ۷ <sub>s</sub> .<br>3.55 | V <sub>S</sub> +<br>3.8 |              |
| OV_TH2_VS | LED overvoltage threshold 2<br>buck-boost application | I L <sub>MODE</sub> = high      | $V_{\rm S}$<br>2.2 | $V_S$<br>2.45            | V <sub>S</sub> +<br>2.8 |              |

**Table 26.**  $V_{\text{LED}}$  **pin characteristics (continued)** 

#### **Table 27. INP\_OV pin characteristics (input overvoltage shut down)**

<span id="page-51-0"></span>

#### **Table 28. NTC pin characteristics**

<span id="page-51-1"></span>

#### **Table 29. ENABLE, LHM pin characteristics**

<span id="page-51-2"></span>

#### **Table 30. Power on reset**

<span id="page-51-3"></span>



<span id="page-52-0"></span>

#### **Table 31. Watchdog and timers parameters**

1. Selectable by SPI command.



## <span id="page-53-0"></span>**6 SPI electrical characteristics**

### <span id="page-53-1"></span>**6.1 DC characteristics**

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V  $\leq$  V<sub>S</sub>  $\leq$  24 V; all outputs open; T<sub>i</sub> = -40 °C to 150 °C, unless otherwise specified.

<span id="page-53-3"></span>

| Symbol              | <b>Parameter</b>             | <b>Test condition</b>               | Min              | Typ | Max              | Unit   |
|---------------------|------------------------------|-------------------------------------|------------------|-----|------------------|--------|
|                     | Inputs: CSN, CLK, DI         |                                     |                  |     |                  |        |
| $V_{IL}$            | Input voltage low level      | $V_S = 13.5 V$                      |                  |     | 0.3<br>$V_{C5V}$ | $\vee$ |
| $V_{\text{IH}}$     | Input voltage high level     | $V_S = 13.5 V$                      | 0.7<br>$V_{C5V}$ |     |                  | $\vee$ |
| VIHYS               | Input hysteresis             | $V_S = 13.5 V$                      | 500              |     |                  | mV     |
| <sup>I</sup> CSN in | CSN pull-up current source   | $V_S = 13.5 V$                      | 10               | 18  | 25               | μA     |
| CLK in              | CLK pull-down current source | $V_S = 13.5 V$                      | 20               | 25  | 35               | μA     |
| $I_{DI}$ in         | DI pull-down current source  | $V_S = 13.5 V$                      | 20               | 25  | 35               | μA     |
| <b>Output: DO</b>   |                              |                                     |                  |     |                  |        |
| $V_{OL}$            | Output voltage low level     | $I_{OL} = 5$ mA;<br>$V_S = 13.5 V$  |                  |     | 0.3<br>$V_{C5V}$ | $\vee$ |
| $V_{OH}$            | Output voltage high level    | $I_{OH} = -5$ mA;<br>$V_S = 13.5 V$ | 0.7<br>$V_{C5V}$ |     |                  | V      |

**Table 32. SPI DC characteristics**

### <span id="page-53-2"></span>**6.2 AC characteristics**

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V  $\leq$  V<sub>S</sub>  $\leq$  24 V; all outputs open; T<sub>i</sub> = -40 °C to 150 °C, unless otherwise specified.



<span id="page-53-4"></span>

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.



### <span id="page-54-0"></span>**6.3 Dynamic characteristics**

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V  $\leq$  V<sub>S</sub>  $\leq$  24 V; all outputs open; T<sub>i</sub> = -40 °C to 150 °C, unless otherwise specified.

For definition of the parameters please see [Figure 29](#page-55-0) and [Figure 30](#page-55-1).



<span id="page-54-1"></span>



<span id="page-55-0"></span>

**Figure 29. SPI timing parameters**



<span id="page-55-1"></span>



<span id="page-56-0"></span>

**Figure 31. SPI maximum clock frequency**

The maximum SPI clock frequency can be calculated as follows (see [Figure 31](#page-56-0)):

 $t_{\text{CLKQV}}(\text{total}) = t_{\text{CLKrise}}(\text{uC}) + t_{\text{CLKfilt}}(\text{PCB}) + t_{\text{CLKQV}}(\text{slave}) + t_{\text{setup}}(\text{uC})$ 

 $f_{CLK}(max) < \frac{1}{2} \times t_{CLKQV}(total)$ 

Example:

 $t_{CLKQV} = 25$  ns + 100 ns + 250 ns + 25 ns = 400 ns  $f_{CLK}(max) < 1.25$  MHz



<span id="page-56-1"></span>



<span id="page-57-0"></span>

**Figure 33. Handshake procedure at start up with microcontroller on board**



## <span id="page-58-0"></span>**7 Application circuits**

Typical application circuits are shown on the following [Figure 34](#page-58-1), [Figure 35](#page-59-0) and [Figure 36](#page-60-0). [Figure 37](#page-61-0) shows the case of standalone application. [Figure 38](#page-62-0) shows an example for the boost converter topology which uses an external Mosfet M3, for provide reverse battery protection, maintaining at same time a very low drop voltage in the normal functioning, but achieving low dissipation and high efficiency, in case of high power applications (LED headlamps).

<span id="page-58-1"></span>





<span id="page-59-0"></span>

#### **Figure 35. Fly back application circuit**



<span id="page-60-0"></span>

**Figure 36. Buck-boost application circui**t



<span id="page-61-0"></span>

**Figure 37. Stand alone application example for boost topology** 



<span id="page-62-0"></span>

**Figure 38. Reverse battery protection: an example for boost topology**

If the DRL module is supplied by a high side driver (HSD) of the body control module (BCM), a minimum current consumption is requested during the off phase of the PWM dimming, so that the HSD of the BCM do not detect a wrong open load condition. This is in charge of the µP which has to draw this "minimum current consumption", from the supply line (see [Figure 39](#page-63-0)).



<span id="page-63-0"></span>





### <span id="page-64-0"></span>**8 Package information**

### <span id="page-64-1"></span>**8.1 ECOPACK®**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### <span id="page-64-2"></span>**8.2 LQFP32™ package information**

<span id="page-64-3"></span>

**Figure 40. LQFP32™ package dimensions**



DocID025319 Rev 3 65/[69](#page-68-0)

<span id="page-65-0"></span>

|                |             | 190000000001102<br><b>IIIGUIIGIIIUGI UGU</b> |           |
|----------------|-------------|--|-----------|
|                |             | <b>Millimeters</b>                           |           |
| Symbol         | Min.        | Typ.   | Max.      |
| A              |             |  | 1.6       |
| A1             | 0.05        |  | 0.15      |
| A2             | 1.35        | 1.40   | 1.45      |
| b              | 0.30        | 0.37   | 0.45      |
| $\mathbf c$    | 0.09        |  | 0.20      |
| D              | 8.80        | 9.00   | 9.20      |
| D <sub>1</sub> | 6.80        | 7.00   | 7.20      |
| D <sub>3</sub> |             | 5.60   |           |
| E              | 8.80        | 9.00   | 9.20      |
| E1             | 6.80        | 7.00   | 7.20      |
| E <sub>3</sub> |             | 5.60   |           |
| L              | 0.45        | 0.60   | 0.75      |
| L1             |             | 1.00   |           |
| Κ              | $0^{\circ}$ | $3.5^\circ$                                  | $7^\circ$ |
| ccc            |             |  | 0.10      |

**Table 35. LQFP32™ mechanical data**



# <span id="page-66-0"></span>**9 Order codes**

<span id="page-66-1"></span>

|         | . .         |
|---------|-------------|
| Package | Order code  |
|         | <b>Tube</b> |
| LQFP32  | L99LD01     |

**Table 36. Device summary**



# <span id="page-67-0"></span>**10 Revision history**

<span id="page-67-1"></span>

#### **Table 37. Document revision history**



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved



<span id="page-68-0"></span>DocID025319 Rev 3 69/69