2N3771, 2N3772

High Power NPN Silicon Power Transistors

These devices are designed for linear amplifiers, series pass regulators, and inductive switching applications.

Features

- Forward Biased Second Breakdown Current Capability $I_{S/b} = 3.75 \text{ Adc} @ V_{CE} = 40 \text{ Vdc} - 2\text{N}3771$
 - $= 2.5 \text{ Adc} @ V_{CE} = 60 \text{ Vdc} 2\text{N}3772$
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Note 1)

Rating	Symbol	2N3771	2N3772	Unit
Collector-Emitter Voltage	V _{CEO}	40	60	Vdc
Collector-Emitter Voltage	V _{CEX}	50	80	Vdc
Collector-Base Voltage	V _{CB}	50	100	Vdc
Emitter-Base Voltage	V _{EB}	5.0	7.0	Vdc
Collector Current - Continuous Peak	I _C	30 30	20 30	Adc
Base Current - Continuous Peak	I _B	7.5 15	5.0 15	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	150 0.855		W W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	θЈС	1.17	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1

1. Indicates JEDEC registered data.



ON Semiconductor®

www.onsemi.com

20 and 30 AMPERE POWER TRANSISTORS **NPN SILICON** 40 and 60 VOLTS, 150 WATTS

MARKING **DIAGRAM**



TO-204AA (TO-3) **CASE 1-07** STYLE 1



2N377x = Device Code

x = 1 or 2

G = Pb-Free Package = Assembly Location

YY = Year

= Work Week WW = Country of Origin MEX

ORDERING INFORMATION

Device	Package	Shipping	
2N3771G	TO-204 (Pb-Free)	100 Units / Tray	
2N3772G	TO-204 (Pb-Free)	100 Units / Tray	

2N3771, 2N3772

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector–Emitter Sustaining Voltage (Note 2 and 3) ($I_C = 0.2 \text{ Adc}, I_B = 0$)	2N3771 2N3772	V _{CEO(sus)}	40 60	_ _	Vdc
Collector–Emitter Sustaining Voltage (I_C = 0.2 Adc, $V_{EB(off)}$ = 1.5 Vdc, R_{BE} = 100 Ω)	2N3771 2N3772	V _{CEX(sus)}	50 80	- -	Vdc
Collector–Emitter Sustaining Voltage (I_C = 0.2 Adc, R_{BE} = 100 Ω)	2N3771 2N3772	V _{CER(sus)}	45 70		Vdc
Collector Cutoff Current (Note 2)	2N3771 2N3772	I _{CEO}	-	10 10	mAdc
	2N3771 2N3772 2N6257 2N3771 2N3772	I _{CEV}	- - - -	2.0 5.0 4.0 10	mAdc
Collector Cutoff Current (Note 2)	2N3771 2N3772	I _{CBO}	- -	2.0 5.0	mAdc
Emitter Cutoff Current (Note 2) $ (V_{BE} = 5.0 \text{ Vdc}, I_C = 0) $ $ (V_{BE} = 7.0 \text{ Vdc}, I_C = 0) $	2N3771 2N3772	I _{EBO}	- -	5.0 5.0	mAdc
ON CHARACTERISTICS (Note 2)					
DC Current Gain (Note 3) ($I_C = 15 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 30 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	2N3771 2N3772 2N3771	h _{FE}	15 15	60 60	-
(I _C = 30 Adc, V _{CE} = 4.0 Vdc) (I _C = 20 Adc, V _{CE} = 4.0 Vdc)	2N3772		5.0 5.0	-	
	2N3771 2N3772 2N3771 2N3772	V _{CE(sat)}	- - - -	2.0 1.4 4.0 4.0	Vdc
$\label{eq:Base-Emitter On Voltage} Base-Emitter On Voltage\\ (I_C = 15 Adc, V_{CE} = 4.0 Vdc)\\ (I_C = 10 Adc, V_{CE} = 4.0 Vdc)\\ (I_C = 8.0 Adc, V_{CE} = 4.0 Vdc)$	2N3771 2N3772	V _{BE(on)}	- -	2.7 2.2	Vdc
*DYNAMIC CHARACTERISTICS (Note 2)					
Current-Gain — Bandwidth Product (I _C = 1.0 Adc, V _{CE} = 4.0 Vdc, f _{test} = 50 kHz)		f _T	0.2	-	MHz
Small-Signal Current Gain (I _C = 1.0 Adc, V _{CE} = 4.0 Vdc, f = 1.0 kHz)		h _{fe}	40	-	-
SECOND BREAKDOWN					
Second Breakdown Energy with Base Forward Biased, t = 1.0 s (non-1 (V _{CE} = 40 Vdc) (V _{CE} = 60 Vdc)	repetitive) 2N3771 2N3772	I _{S/b}	3.75 2.5	_ _	Adc

Indicates JEDEC registered data.
Pulse Test: 300 μs, Rep. Rate 60 cps.




Figure 1. Power Derating




Figure 2. Thermal Response — 2N3771, 2N3772





Figure 3. Active-Region Safe Operating Area — 2N3771, 2N3772

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Figure 3 is based on JEDEC registered Data. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^{\circ}$ C. $T_{J(pk)}$ may be calculated from the data of Figure 2. Using data of Figure 2 and the pulse power limits of Figure 3, $T_{J(pk)}$ will be found to be less than $T_{J(max)}$ for pulse widths of 1 ms and less. When using ON Semiconductor transistors, it is permissible to increase the pulse power limits until limited by $T_{J(max)}$.

2N3771, 2N3772



R_B AND R_C ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS

D1 MUST BE FAST RECOVERY TYPE, e.g.: 1N5825 USED ABOVE IB \approx 100 mA MSD6100 USED BELOW IB \approx 100 mA

Figure 4. Switching Time Test Circuit




Figure 5. Turn-On Time




Figure 6. Turn-Off Time




Figure 7. Capacitance




Figure 8. DC Current Gain




Figure 9. Collector Saturation Region





TO-204 (TO-3) **CASE 1-07 ISSUE Z**

DATE 05/18/1988



STYLE 1:





STYLE 2:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

STYLE 5:

 CONTROLLING DIMENSION: INCH.
ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	1.550 REF		39.37 REF		
В		1.050		26.67	
С	0.250	0.335	6.35	8.51	
D	0.038	0.043	0.97	1.09	
Е	0.055	0.070	1.40	1.77	
G	0.430 BSC		10.92 BSC		
Н	0.215 BSC		5.46 BSC		
K	0.440	0.480	11.18	12.19	
L	0.665 BSC		16.89 BSC		
N		0.830		21.08	
Q	0.151	0.165	3.84	4.19	
U	1.187 BSC		30.15 BSC		
٧	0.131	0.188	3.33	4.77	

OTTLL I.	STILL Z.	STILL S.	STILL 4.	JIILL J.
PIN 1. BASE	PIN 1. BASE	PIN 1. GATE	PIN 1. GROUND	PIN 1. CATHODE
2. EMITTER	2. COLLECTOR	2. SOURCE	INPUT	EXTERNAL TRIP/DELAY
CASE: COLLECTOR	CASE: EMITTER	CASE: DRAIN	CASE: OUTPUT	CASE: ANODE
STYLE 6:	STYLE 7:	STYLE 8:	STYLE 9:	
PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE #1	PIN 1. ANODE #1	
2. EMITTER	2. OPEN	CATHODE #2	ANODE #2	
CASE: COLLECTOR	CASE: CATHODE	CASE: ANODE	CASE: CATHODE	

STYLE 3:

STYLE 4:

ON Semiconductor and U are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales