

February 1984 Revised February 2002

# MM74HCT164 8-Bit Serial-in/Parallel-out Shift Register

## **General Description**

The MM74HCT164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HCT logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

#### **Features**


- Typical propagation delay: 20 ns
- Low quiescent current: 40 µA maximum (74HCT Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- TTL input compatible

## **Ordering Code:**

Order Number	Package Number	Package Description
MM74HCT164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**



## **Truth Table**

Inputs				Outputs				
Clear	Clock	Α	В	$Q_A$	$Q_B$		$Q_{H}$	
L	Х	Х	Χ	L	L		L	
Н	L	Х	Χ	$Q_{AO}$	$Q_{BO}$		$Q_{HO}$	
Н	1	Н	Н	Н	$Q_{An}$		$Q_Gn$	
Н	1	L	Χ	L	$Q_{An}$		$Q_Gn$	
Н	1	Х	L	L	$Q_{An}$		$Q_Gn$	

H = HIGH Level (steady state)


- L = LOW Level (steady state)
- X = Irrelevant (any input, including transitions)

  ↑ = Transition from LOW-to-HIGH level.

 $\mathbf{Q}_{AO},\,\mathbf{Q}_{BO},\,\mathbf{Q}_{HO}$  = the level of  $\mathbf{Q}_{A},\,\mathbf{Q}_{B},\,$  or  $\mathbf{Q}_{H},\,$  respectively, before the

indicated steady state input conditions were established.  $Q_{An},\,Q_{Gn}=\text{The level of }Q_{A}\,\text{or}\,Q_{G}\,\text{before the most recent}\,\uparrow\,\text{transition of the clock; indicated a one-bit shift.}$ 

## **Logic Diagram**



# **Absolute Maximum Ratings**(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC}$ +1.5V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package Only	500 mW
Lead Temperature (T <sub>L</sub> )	

# Recommended Operating Conditions

	Min	Max	Units				
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V				
DC Input or Output Voltage							
$(V_{IN}, V_{OUT})$	0	$V_{CC}$	V				
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C				
Input Rise or Fall Times							
$(t_r, t_f)$		500	ns				
Note 1: Absolute Maximum Ratings are those values beyond which dam-							

age to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –
12 mW/°C from 65°C to 85°C.

## **DC Electrical Characteristics**

 $V_{CC} = 5V \pm 10\%$  (unless otherwise specified)

(Soldering 10 seconds)

Symbol	Parameter	Conditions	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units
Cymbol		Conditions	Тур		Guaranteed L		
V <sub>IH</sub>	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage			2.0	2.0	2.0	V
V <sub>IL</sub>	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage			0.0	0.8	0.0	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Output Voltage	$ I_{OUT}  = 20 \mu A$	V <sub>CC</sub>	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Voltage	$ I_{OUT}  = 20 \mu A$	0	0.1	0.1	0.1	
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND		±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent	V <sub>IN</sub> = V <sub>CC</sub> or GND		8.0	80	160	
	Supply Current I <sub>OUT</sub> = 0 μA			0.0	30	100	μΑ
		V <sub>IN</sub> = 2.4V or 0.4V (Note 4)		1.0	1.3	1.5	mA

260°C

Note 4: This is measured per pin. All other inputs are held at V<sub>CC</sub> ground.

## **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating	50% Duty	55	35	MHz
	Frequency from Clock to Q	Cycle Clock			
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		17	27	ns
	Delay Clock to Q				
t <sub>PHL</sub>	Maximum Propagation		23	38	ns
	Delay from Clear to Q				
t <sub>REM</sub>	Minimum Removal Time,		3	6	ns
	Clear to Clock				
t <sub>S</sub>	Minimum Set Up Time	t <sub>H</sub> ≥ 20 ns	6	13	ns
	Data to Clock				
t <sub>H</sub>	Minimum Hold Time	t <sub>S</sub> ≥ 20 ns	1.5	5	ns
	Clock to Data				
t <sub>W</sub>	Minimum Pulse Width		9	16	ns
	Clock, Preset or Clear				

## **AC Electrical Characteristics**


 $\text{V}_{CC} = 5.0\text{V}, \pm \, 10\%, \; C_L = 50 \; \text{pF}, \; t_\text{f} = t_\text{f} = \text{6 ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	T <sub>A</sub> =	T <sub>A</sub> = 25°C		$T_A = -40^{\circ}C$ to $85^{\circ}C$		$T_A = -55^{\circ}C$ to 125°C	
Symbol			Тур	Max	Min	Max	Min	Max	Units
f <sub>MAX</sub>	Maximum Operating	50% Duty	45	30		25		22	MHz
	Frequency	Cycle Clock							
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		20	30		38		45	ns
	Delay from Clock to Q								
t <sub>PHL</sub>	Maximum Propagation		26	41		51		61	ns
	Delay from Clear to Q								
t <sub>REM</sub>	Minimum Removal Time		4	8		10		14	ns
	Clear to Clock								
t <sub>S</sub>	Minimum Setup Time	t <sub>H</sub> ≥ 20 ns	7	15		19		23	ns
	Data to Clock								
t <sub>H</sub>	Minimum Hold Time	t <sub>S</sub> ≥ 20 ns	1.5	5		5		5	ns
	Clock to Data								
t <sub>W</sub>	Minimum Pulse Width		10	18		22		27	ns
	Clock, or Clear								
$t_r$ , $t_f$	Maximum Input Rise and			500		500		500	ns
	Fall Time								
$t_{THL}$ , $t_{TLH}$	Maximum Output			15		19		22	ns
	Rise and Fall Time								
C <sub>PD</sub>	Power Dissipation	(per flip-flop)	160						pF
	Capacitance (Note 5)								
C <sub>IN</sub>	Maximum Input		5	10		10		10	pF
	Capacitance								


Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2$  fH<sub>CC</sub>  $V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC}$  fH<sub>CC</sub>.





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com