



# STU3N45K3

Datasheet - production data

# N-channel 450 V - 3.3 Ω typ., 1.8 A Zener-protected SuperMESH3<sup>™</sup> Power MOSFET in a IPAK package



#### Figure 1. Internal schematic diagram



#### Features

Order code	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>w</sub>	
STU3N45K3	450 V	<4Ω	1.8 A	27 W	

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitance
- Improved diode reverse recovery characteristics
- Zener protected

### Applications

• Switching applications

### Description

This SuperMESH3<sup>™</sup> Power MOSFET is the result of improvements applied to STMicroelectronics' SuperMESH<sup>™</sup> technology, combined with a new optimized vertical structure. This device boasts an extremely low on-resistance, superior dynamic performance and high avalanche capability, rendering it suitable for the most demanding applications.

#### Table 1.Device summary

Order code	Marking	Package	Packaging
STU3N45K3	3N45K3	IPAK	Tube

DocID17206 Rev 3

1/14

### Contents

1	Electrical ratings	3
2	Electrical characteristics4	1
	2.1 Electrical characteristics (curves)	3
3	Test circuits	)
4	Package mechanical data 10	)
5	Revision history	3



1

# Electrical ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	450	V
V <sub>GS</sub>	Gate- source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	1.8	А
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	1	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	7.2	А
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25 \text{ °C}$	27	W
I <sub>AR</sub> <sup>(2)</sup>	Avalanche current, repetitive or not-repetitive	0.9	А
E <sub>AS</sub> <sup>(3)</sup>	Single pulse avalanche energy	60	mJ
dv/dt <sup>(4)</sup>	Peak diode recovery voltage slope	12	V/ns
Vesd(g-s)	G-S ESD (HBM C = 100 pF, R = 1.5 kΩ)	1000	V
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

#### Table 2.Absolute maximum ratings

1. Pulse width limited by safe operating area.

2. Pulse width limited by Tj max.

3. Starting Tj = 25 °C,  $I_D$  =  $I_{AR},\,V_{DD}$  = 50 V.

4.  $I_{SD} \leq$  1.8 A, di/dt  $\leq$  400 A/µs, V<sub>DS</sub> peak  $\leq$  V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 80% V<sub>(BR)DSS</sub>.

#### Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	4.63	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	100	°C/W
Τ <sub>Ι</sub>	Maximum lead temperature for soldering purpose	300	°C



### 2 Electrical characteristics

( $T_C = 25$  °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	450			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS} = Max rating$ $V_{DS} = Max rating, T_{C}=125 °C$			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \ \mu A$	3	3.75	4.5	V
R <sub>DS(on</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.6 A		3.3	4	Ω

Table 4	.On /off	states
---------	----------	--------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	164	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 50 V, f = 1 MHz, V <sub>GS</sub> = 0	-	17	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	3	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	$V_{DS} = 0$ to 360 V, $V_{GS} = 0$ -	-	13	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related		-	18	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	-	8	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 360 V, I <sub>D</sub> = 1.8 A,	-	9.5	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	2	-	nC
Q <sub>ad</sub>	Gate-drain charge	(see <i>Figure 16</i> )	-	6	-	nC

#### Table 5.Dynamic

 $Q_{gd}$ Gate-drain charge(see Figure 10)-6-nC1.  $C_{oss eq}$  time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

2.  $C_{oss \ eq}$  energy related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit		
t <sub>d(on)</sub>	Turn-on delay time		-	6.5	-	ns		
t <sub>r</sub>	Rise time	$V_{DD} = 225 \text{ V}, \text{ I}_{D} = 0.9 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	5.4	-	ns		
t <sub>d(off)</sub>	Turn-off-delay time	(see <i>Figure 15</i> )	-	17	-	ns		
t <sub>f</sub>	Fall time		-	22	-	ns		

Table 6.Switching times

#### Table 7.Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		0.6	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		2.4	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 0.6 \text{ A}, V_{GS} = 0$	-		1.5	V
t <sub>rr</sub>	Reverse recovery time		-	175		ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 1.8 A, di/dt = 100 A/μs V <sub>DD</sub> = 60 V (see <i>Figure 20</i> )	-	550		nC
I <sub>RRM</sub>	Reverse recovery current		-	6		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 1.8 A, di/dt = 100 A/µs	-	185		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C	-	600		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 20)	-	6.5		А

1. Pulse width limited by safe operating area.

2. Pulsed: Pulse duration =  $300 \ \mu s$ , duty cycle 1.5%.

Table 8.Gate-source Ze	ener diode
------------------------	------------

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	I <sub>GS</sub> = ± 1 mA, I <sub>D</sub> =0	30	-	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance not only the device's ESD capability, but also to make them capable of safely absorbing any voltage transients that may occasionally be applied from gate to source. In this respect, the Zener voltage is appropriate to achieve efficient and cost-effective protection of device integrity. The integrated Zener diodes thus eliminate the need for external components.



### 2.1 Electrical characteristics (curves)





Figure 4. Output characteristics











Figure 5. Transfer characteristics












Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Source-drain diode forward characteristics




Figure 9. Output capacitance stored energy AM10297v1 Eoss (µJ) 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 100 200 300 400 VDS(V) 0

Figure 11. Normalized on-resistance vs temperature





Figure 13. Normalized  $B_{VDSS}$  vs temperature








Figure 14. Maximum avalanche energy vs starting Tj

STU3N45K3



#### **Test circuits** 3

Figure 15. Switching times test circuit for resistive load




Figure 17. Test circuit for inductive load switching and diode recovery times






Figure 19. Unclamped inductive waveform

VD


IDM

lр












Figure 20. Switching time waveform

V(BR)DSS



Vdd

Vdd

AM01472v1

# 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.




Table 9. IPAK (TO-251) mechanical data			
DIM	mm.		
	min.	typ.	max.
А	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
е		2.28	
e1	4.40		4.60
Н		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	

Table 9. IPAK (TO-251) mechanical data









# 5 Revision history

Date	Revision	Changes
02-Mar-2010	1	First release.
23-Apr-2010	2	Changed root part number.
		<ul> <li>Part numbers STN3N45K3 and STQ3N45K3-AP have been moved to two separate datasheets</li> </ul>
24-Jun-2013	3	<ul> <li>Modified: <i>Description</i> and <i>Figure 1</i> in cover page</li> <li>Modified: Vesd(g-s) value</li> </ul>
		- Updated: Section 4: Package mechanical data

#### Table 10.Document revision history



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID17206 Rev 3

