

512K x 36/1M x 18 Pipelined SRAM

Features

- Fast clock speed: 200, 167, 150, 133 MHz
- Provide high-performance 3-1-1-1 access rate
- Fast OE access times: 3.0, 3.4, 3.8, and 4.2 ns
- · Optimal for depth expansion
- 3.3V (-5% / +10%) power supply
- Common data inputs and data outputs
- Byte Write Enable and Global Write control
- Chip enable for address pipeline
- · Address, data, and control registers
- Internally self-timed Write Cycle
- · Burst control pins (interleaved or linear burst sequence)
- Automatic power-down available using ZZ mode or CE deselect
- · High-density, high-speed packages
- JTAG boundary scan for BGA packaging version

Functional Description

The Cypress Synchronous Burst SRAM family employs high-speed, low-power CMOS designs using advanced single-layer polysilicon, triple-layer metal technology. Each memory cell consists of six transistors.

The CY7C1380B and CY7C1382B SRAMs integrate 524,288x36 and 1,048,576x18 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE), burst control inputs (ADSC, ADSP, and ADV), write enables (BWa, BWb, BWc, BWd and BWE), and Global Write (GW).

Asynchronous inputs include the Output Enable (OE) and burst mode control (MODE). $DQ_{a,b,c,d}$ and $DP_{a,b,c,d}$ apply to CY7C1380B and $DQ_{a,b}$ and $DP_{a,b}$ apply to CY7C1382B. a, b, c, d each are 8 bits wide in the case of DQ and 1 bit wide in the case of DP.

Addresses and chip enables are registered with either Address Status Processor (ADSP) or Address Status Controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the Burst Advance Pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate self-timed WRITE cycle. WRITE cycles can be one to four bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. BWa controls DQa and DPa. BWb controls DQb and DPb. BWc controls DQc and DPc. BWd controls DQd and DPd. BWa, BWb, BWc, and BWd can be active only with BWE being LOW. GW being LOW causes all bytes to be written. WRITE pass-through capability allows written data available at the output for the immediately next READ cycle. This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance.


All inputs and outputs of the CY7C1380B and the CY7C1382B are JEDEC standard JESD8-5 compatible.

Selection Guide


		200 MHz	167 MHz	150 MHz	133 MHz	Unit
Maximum Access Time		3.0	3.4	3.8	4.2	ns
Maximum Operating Current	Commercial	315	285	265	245	mA
Maximum CMOS Standby Current		20	20	20	20	mA



Logic Block Diagram CY7C1380B - 512K x 36




Logic Block Diagram CY7C1382B - 1M x 18





Pin Configurations





Pin Configurations (continued)

CY7C1380B (512K x 36)

	C17C1380B (312K x 36)												
	1	2	3	4	5	6	7						
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}						
В	NC	Α	Α	ADSC	Α	Α	NC						
С	NC	Α	Α	V_{DD}	Α	Α	NC						
D	DQc	DPc	V _{SS}	NC	V_{SS}	DPb	DQb						
E	DQc	DQc	V _{SS}	CE ₁	V_{SS}	DQb	DQb						
F	V_{DDQ}	DQc	V_{SS}	OE	V_{SS}	DQb	V_{DDQ}						
G	DQc	DQc	BWc	ADV	BWb	DQb	DQb						
Н	DQc	DQc	V_{SS}	GW	V_{SS}	DQb	DQb						
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}						
K	DQd	DQd	V_{SS}	CLK	V_{SS}	DQa	DQa						
L	DQd	DQd	BWd	NC	BWa	DQa	DQa						
М	V_{DDQ}	DQd	V_{SS}	BWE	V_{SS}	DQa	V_{DDQ}						
N	DQd	DQd	V_{SS}	A1	V_{SS}	DQa	DQa						
Р	DQd	DPd	V_{SS}	A0	V_{SS}	DPa	DQa						
R	NC	Α	MODE	V_{DD}	V_{DD}	Α	NC						
T	NC	64M	Α	Α	Α	32M	ZZ						
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}						

CY7C1382B (1M x 18)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC	Α	Α	ADSC	Α	Α	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQb	NC	V_{SS}	NC	V_{SS}	DPa	NC
E	NC	DQb	V_{SS}	CE ₁	V_{SS}	NC	DQa
F	V_{DDQ}	NC	V_{SS}	OE	V_{SS}	DQa	V_{DDQ}
G	NC	DQb	BWb	ADV	V_{SS}	NC	DQa
Н	DQb	NC	V_{SS}	GW	V_{SS}	DQa	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQb	V_{SS}	CLK	V_{SS}	NC	DQa
L	DQb	NC	V_{SS}	NC	BWa	DQa	NC
M	V_{DDQ}	DQb	V_{SS}	BWE	V_{SS}	NC	V_{DDQ}
N	DQb	NC	V_{SS}	A1	V_{SS}	DQa	NC
Р	NC	DPb	V_{SS}	A0	V_{SS}	NC	DQa
R	NC	Α	MODE	V_{DD}	V_{DD}	Α	NC
Т	64M	Α	Α	32M	Α	Α	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}



Pin Configurations (continued)

165-Ball Bump FBGA

CY7C1380B (512K x 36) - 11 x 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	Α	CE ₁	BWc	BWb	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC	Α	CE ₂	BWd	BWa	CLK	GW	ŌĒ	ADSP	Α	128M
С	DPc	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DPb
D	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
E	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
F	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
G	DQc	DQc	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQb	DQb
Н	V_{DD}	V_{SS}	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
K	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
L	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
M	DQd	DQd	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
N	DPd	NC	V_{DDQ}	V _{SS}	NC	Α	V _{SS}	V _{SS}	V_{DDQ}	NC	DPa
Р	NC	64M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	32M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

CY7C1382B (1M x 18) - 11 x 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	Α	Œ ₁	BWb	NC	CE ₃	BWE	ADSC	ADV	Α	Α
В	NC	Α	CE ₂	NC	BWa	CLK	GW	ŌE	ADSP	Α	128M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DPa
D	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQa
Е	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQa
F	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQa
G	NC	DQb	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQa
Н	V_{DD}	V_{SS}	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQb	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	NC
K	DQb	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	NC
L	DQb	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	NC
M	DQb	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	NC
N	DPb	NC	V_{DDQ}	V_{SS}	NC	Α	V _{SS}	V _{SS}	V_{DDQ}	NC	NC
Р	NC	64M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	32M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Name	I/O	Description
A0 A1 A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if \overline{ADSP} or \overline{ADSC} is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
BWa BWb BWc BWd	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW _{a,b,c,d} and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	Clock Input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active <u>LOW</u> . Sampled on the rising edge <u>of CLK</u> . Used in conjunction with CE_2 and \overline{CE}_3 to select/deselect the device. ADSP is ignored if \overline{CE}_1 is HIGH.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.(TQFP Only)
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device.(TQFP Only)
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK. When asserted LOW, A is captured in the address registers. A $_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK. When asserted LOW, A _[x:0] is captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
MODE	Input Pin	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DDQ} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation.
ZZ	Input- Asynchronous	ZZ "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved.
DQa, DPa DQb, DPb DQc, DPc DQd, DPd	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by A _X during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQx and DPx are placed in a three-state condition.DQ a,b,c and d are 8 bits wide. DP a,b,c and d are 1 bit wide.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. (BGA Only)



Pin Definitions (continued)

Name	I/O	Description
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK.(BGA Only)
TMS	Test Mode Select Synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK. (BGA Only)
TCK	JTAG Serial Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{SS} or V _{DD} . (BGA Only)
V _{DD}	Power Supply	Power supply inputs to the core of the device. Should be connected to 3.3V –5% +10% power supply.
V _{SS}	Ground	Ground for the core of the device . Should be connected to ground of the system.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry . Should be connected to a 2.5 –5% –3.3V 10% power supply.
V _{SSQ}	I/O Ground	Ground for the I/O circuitry. Should be connected to ground of the system.
32M 64M 128M	-	No connects . Reserved for address expansion. Pins are not internally connected.
NC	-	No connects. Pins are not internally connected.



Introduction

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 4.2 ns (133-MHz device).

The CY7C1380B/CY7C1382B supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium[®] and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select ($\overline{BW}_{a,b,c,d}$ for CY7C1380 and $\overline{BW}_{a,b}$ for CY7C1382) inputs. A Global Write Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ for $\overline{TQFP}/\overline{CE}_1$ for BGA) and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output three-state control. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.0 ns (200-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will three-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when <u>both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the RAM core. The write signals

 $(\overline{GW}, \overline{BWE}, \text{ and } \overline{BWx})$ and \overline{ADV} inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the DQx inputs is written into the corresponding address location in the RAM core. If \overline{GW} is HIGH, then the write operation is controlled by \overline{BWE} and \overline{BWx} signals. The CY7C1380B/CY7C1382B provides byte write capability that is described in the Write Cycle Description table. Asserting the Byte Write Enable input (\overline{BWE}) with the selected Byte Write ($\overline{BW}_{a,b,c,d}$ for CY7C1380B and $\overline{BW}_{a,b}$ for CY7C1382B) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1380B/CY7C1382B is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will three-state the output drivers. As a safety precaution, DQ are automatically three-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BWx}}$) are asserted active to conduct a write to the desired byte(s). $\overline{\text{ADSC}}$ triggered write accesses require a single clock cycle to complete. The address presented to $A_{[17:0]}$ is loaded into the address register and the address advancement logic while being delivered to the RAM core. The $\overline{\text{ADV}}$ input is ignored during this cycle. If a global write is conducted, the data presented to the $\overline{\text{DQ}}_{[x:0]}$ is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1380B/CY7C1382B is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the $DQ_{[x:0]}$ inputs. Doing so will three-state the output drivers. As a safety precaution, $DQ_{[x:0]}$ are automatically three-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1380B/CY7C1382B provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel[®] Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.



Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address
A _[1:0]]	A _[1:0]	A _[1:0]	A _[1:0]
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Sequence

First Address	Second Address	Third Address	Fourth Address
A _[1:0]	A _[1:0]	A _[1:0]	A _[1:0]
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode stand- by current	$ZZ \ge V_{DD} - 0.2V$		20	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns



Cycle Descriptions^[1, 2, 3, 4]

Next Cycle	Add. Used	ZZ	CE ₃	CE ₂	CE ₁	ADSP	ADSC	ADV	OE	DQ	Write
Unselected	None	0	Х	Х	1	Х	0	Х	Х	Hi-Z	Х
Unselected	None	0	1	Х	0	0	Х	Х	Х	Hi-Z	Х
Unselected	None	0	Х	0	0	0	Х	Х	Х	Hi-Z	Х
Unselected	None	0	1	Х	0	1	0	Х	Х	Hi-Z	Х
Unselected	None	0	Х	0	0	1	0	Х	Х	Hi-Z	Х
Begin Read	External	0	0	1	0	0	Х	Х	Х	Hi-Z	Х
Begin Read	External	0	0	1	0	1	0	Х	Х	Hi-Z	Read
Continue Read	Next	0	Х	Х	Х	1	1	0	1	Hi-Z	Read
Continue Read	Next	0	Х	Х	Х	1	1	0	0	DQ	Read
Continue Read	Next	0	Х	Х	1	Х	1	0	1	Hi-Z	Read
Continue Read	Next	0	Х	Х	1	Х	1	0	0	DQ	Read
Suspend Read	Current	0	Х	Х	Х	1	1	1	1	Hi-Z	Read
Suspend Read	Current	0	Х	Х	Х	1	1	1	0	DQ	Read
Suspend Read	Current	0	Х	Х	1	Х	1	1	1	Hi-Z	Read
Suspend Read	Current	0	Х	Х	1	Х	1	1	0	DQ	Read
Begin Write	Current	0	Х	Х	Х	1	1	1	Х	Hi-Z	Write
Begin Write	Current	0	Х	Х	1	Х	1	1	Х	Hi-Z	Write
Begin Write	External	0	0	1	0	1	0	Х	Х	Hi-Z	Write
Continue Write	Next	0	Х	Х	Х	1	1	0	Х	Hi-Z	Write
Continue Write	Next	0	Х	Х	1	Х	1	0	Х	Hi-Z	Write
Suspend Write	Current	0	Х	Х	Х	1	1	1	Х	Hi-Z	Write
Suspend Write	Current	0	Х	Х	1	Х	1	1	Х	Hi-Z	Write
ZZ "sleep"	None	1	Х	Х	Х	Х	Х	Х	Х	Hi-Z	Х

X = "Don't Care." 1 = HIGH, 0 = LOW.
 Write is defined by BWE, BWx, and GW. See Write Cycle Descriptions table.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 CE₁, CE₂, and CE₃ are available only in the TQFP package. BGA package has a single chip select CE₁.



Write Cycle Descriptions

Function (1380)	GW	BWE	BWd	BWc	BWb	BWa
Read	1	1	Х	Х	Х	Х
Read	1	0	1	1	1	1
Write Byte 0 – DQa	1	0	1	1	1	0
Write Byte 1 – DQb	1	0	1	1	0	1
Write Bytes 1, 0	1	0	1	1	0	0
Write Byte 2 – DQc	1	0	1	0	1	1
Write Bytes 2, 0	1	0	1	0	1	0
Write Bytes 2, 1	1	0	1	0	0	1
Write Bytes 2, 1, 0	1	0	1	0	0	0
Write Byte 3 – DQd	1	0	0	1	1	1
Write Bytes 3, 0	1	0	0	1	1	0
Write Bytes 3, 1	1	0	0	1	0	1
Write Bytes 3, 1, 0	1	0	0	1	0	0
Write Bytes 3, 2	1	0	0	0	1	1
Write Bytes 3, 2, 0	1	0	0	0	1	0
Write Bytes 3, 2, 1	1	0	0	0	0	1
Write All Bytes	1	0	0	0	0	0
Write All Bytes	0	Х	Х	Х	Х	Х

Function (1382)	GW	BWE	BWb	BWa
Read	1	1	X	Х
Read	1	0	1	1
Write Byte 0 – DQ _[7:0] and DP ₀	1	0	1	0
Write Byte 1 – DQ _[15:8] and DP ₁	1	0	0	1
Write All Bytes	1	0	0	0
Write All Bytes	0	X	X	Х



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1380B/CY7C1382B incorporates a serial boundary scan Test Access Port (TAP) in the FBGA package only. The TQFP package does not offer this functionality. This port operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 3.3V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to $V_{\rm DD}$ through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port (TAP) - Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the Most Significant Bit (MSB) on any register.

Test Data Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The e output is active depending upon the current state of the TAP state machine (see TAP Controller State Diagram). The output changes on the falling edge of TCK. TDO is connected to the Least Significant Bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

TAP Registers

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuit-

ry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in the TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the CaptureIR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain states. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The x36 configuration has a 70-bit-long register, and the x18 configuration has a 51-bit-long register.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RE-SERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals into the



SRAM and cannot preload the Input or Output buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather it performs a capture of the Inputs and Output ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in the TAP controller, and therefore this device is not compliant to the 1149.1 standard.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instructions loaded into the instruction register and the TAP controller in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and $\overline{\text{CK}}$ captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

Bypass


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram^[5]




Note:

5. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Electrical Characteristics Over the Operating Range^[6, 7]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	V _{DD} – 0.2		V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.5	0.7	V
I _X	Input Load Current	$GND \le V_I \le V_{DDQ}$	-5	5	μΑ

Notes:

6. All Voltage referenced to Ground.
 7. Overshoot: V_{IH}(AC) ≤ V_{DD}+1.5V for t ≤ t_{TCYC}/2, Undershoot: V_{IL}(AC) ≤ 0.5V for t ≤ t_{TCYC}/2, Power-up: V_{IH} < 2.6V and V_{DD} < 2.4V and V_{DDQ} < 1.4V for t < 200 ms.



TAP AC Switching Characteristics Over the Operating Range^[8, 9]


Parameters	Description	Min.	Max	Unit
t _{TCYC}	TCK Clock Cycle Time	100		ns
t _{TF}	TCK Clock Frequency		10	MHz
t _{TH}	TCK Clock HIGH	40		ns
t _{TL}	TCK Clock LOW	40		ns
Set-up Times				
t _{TMSS}	TMS Set-up to TCK Clock Rise	10		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	10		ns
t _{CS}	Capture Set-up to TCK Rise	10		ns
Hold Times				
t _{TMSH}	TMS Hold after TCK Clock Rise	10		ns
t _{TDIH}	TDI Hold after Clock Rise	10		ns
t _{CH}	Capture Hold after Clock Rise	10		ns
Output Times				
t _{TDOV}	TCK Clock LOW to TDO Valid		20	ns
t _{TDOX}	TCK Clock HIGH to TDO Invalid	0		ns


Notes:

t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.
 Test conditions are specified using the load in TAP AC test conditions. t_R/t_F = 1 ns.



TAP Timing and Test Conditions







Identification Register Definitions

Instruction Field	512K x 36	1M x 18	Description
Revision Number (31:28)	XXXX	xxxx	Reserved for version number
Device Depth (27:23)	00111	01000	Defines depth of SRAM. 512K or 1M
Device Width (22:18)	00100	00011	Defines with of the SRAM. x36 or x18
Cypress Device ID (17:12)	XXXXX	xxxxx	Reserved for future use
Cypress JEDEC ID (11:1)	00011100100	00011100100	Allows unique identification of SRAM vendor
ID Register Presence (0)	1	1	Indicate the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (x18)	Bit Size (x36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan	51	70

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



Boundary Scan Order (512K X 36)

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID
1	Α	2R	36	Α	6B
2	Α	3T	37	BWa	5L
3	Α	4T	38	BWb	5G
4	Α	5T	39	BWc	3G
5	Α	6R	40	BWd	3L
6	Α	3B	41	Α	2B
7	Α	5B	42	CE	4E
8	DQa	6P	43	Α	ЗА
9	DQa	7N	44	Α	2A
10	DQa	6M	45	DQc	2D
11	DQa	7L	46	DQc	1E
12	DQa	6K	47	DQc	2F
13	DQa	7P	48	DQc	1G
14	DQa	6N	49	DQc	1D
15	DQa	6L	50	DQc	1D
16	DQa	7K	51	DQc	2E
17	ZZ	7T	52	DQc	2G
18	DQb	6H	53	DQc	1H
19	DQb	7G	54	NC	5R
20	DQb	6F	55	DQd	2K
21	DQb	7E	56	DQd	1L
22	DQb	6D	57	DQd	2M
23	DQb	7H	58	DQd	1N
24	DQb	6G	59	DQd	2P
25	DQb	6E	60	DQd	1K
26	DQb	7D	61	DQd	2L
27	А	6A	62	DQd	2N
28	Α	5A	63	DQd	1P
29	ADV	4G	64	MODE	3R
30	ADSP	4A	65	Α	2C
31	ADSC	4B	66	Α	3C
32	ŌĒ	4F	67	Α	5C
33	BWE	4M	68	Α	6C
34	GW	4H	69	A1	4N
35	CLK	4K	70	A0	4P

Boundary Scan Order (1M X 18)

1 A 2R 36 DQb 2E 2 A 2T 37 DQb 2G 3 A 3T 38 DQb 1H 4 A 5T 39 NC 5R 5 A 6R 40 DQb 2K 6 A 3B 41 DQb 2K 6 A 3B 41 DQb 1L 7 A 5B 42 DQb 2M 8 DQa 7P 43 DQb 1N 9 DQa 6N 44 DQb 2P 10 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P		Signal	Bump		Signal	Bump
2 A 2T 37 DQb 2G 3 A 3T 38 DQb 1H 4 A 5T 39 NC 5R 5 A 6R 40 DQb 2K 6 A 3B 41 DQb 1L 7 A 5B 42 DQb 2M 8 DQa 7P 43 DQb 1N 9 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P <th>Bit #</th> <th>Name</th> <th>ID</th> <th>Bit #</th> <th>Name</th> <th>ID</th>	Bit #	Name	ID	Bit #	Name	ID
3 A 3T 38 DQb 1H 4 A 5T 39 NC 5R 5 A 6R 40 DQb 2K 6 A 3B 41 DQb 1L 7 A 5B 42 DQb 2M 8 DQa 7P 43 DQb 1N 9 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 18 A <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
4 A 5T 39 NC 5R 5 A 6R 40 DQb 2K 6 A 3B 41 DQb 2M 8 DQa 7P 43 DQb 2M 8 DQa 7P 43 DQb 1N 9 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P		Α				
5 A 6R 40 DQb 2K 6 A 3B 41 DQb 1L 7 A 5B 42 DQb 2M 8 DQa 7P 43 DQb 1N 9 DQa 6N 44 DQb 2P 10 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 6D A 2A A 2A A A A A A A	3	Α				
6 A 3B 41 DQb 1L 7 A 5B 42 DQb 2M 8 DQa 7P 43 DQb 2M 8 DQa 6N 44 DQb 2P 10 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 18 A 6T 19 A 6A 20 A 5A 21 ADSP 4A 23 ADSC 4B 24 OE 4F	4	Α	5T	39	NC	5R
7 A 5B 42 DQb 2M 8 DQa 7P 43 DQb 1N 9 DQa 6N 44 DQb 2P 10 DQa 6N 44 DQb 2P 10 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 18 A 6T 19 A 6A 20 A 5A 21 ADSP 4A 23 ADSC 4B 24 OE 4F <td>5</td> <td>Α</td> <td>6R</td> <td>40</td> <td>DQb</td> <td>2K</td>	5	Α	6R	40	DQb	2K
8 DQa 7P 43 DQb 1N 9 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 51 A0 4P 18 A 6T 5A A0 4P 19 A 6A A 20 A 5A 21 ADV 4G A A A 22 ADSP 4A A A A A 24 OE 4F A A A A A A A A A	6	А	3B	41	DQb	1L
9 DQa 6N 44 DQb 2P 10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 18 A 6T 19 A 6A 20 A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	7	Α	5B	42	DQb	2M
10 DQa 6L 45 MODE 3R 11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 51 A0 4P 18 A 6T 6A 4P 19 A 6A 6A 20 A 5A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	8	DQa	7P	43	DQb	1N
11 DQa 7K 46 A 2C 12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 6D 18 A 6T 6A 20 A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	9	DQa	6N	44	DQb	2P
12 ZZ 7T 47 A 3C 13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 4P 18 A 6T 4P 19 A 6A 6A 20 A 5A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	10	DQa	6L	45	MODE	3R
13 DQa 6H 48 A 5C 14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 6D 18 A 6T 6A 19 A 6A 6A 20 A 5A 21 21 ADV 4G 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	11	DQa	7K	46	Α	2C
14 DQa 7G 49 A 6C 15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 6D 18 A 6T 6T 19 A 6A 6A 20 A 5A 5A 21 ADV 4G 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	12	ZZ	7T	47	Α	3C
15 DQa 6F 50 A1 4N 16 DQa 7E 51 A0 4P 17 DQa 6D 18 A 6T 19 A 6A 20 A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	13	DQa	6H	48	А	5C
16 DQa 7E 51 A0 4P 17 DQa 6D 18 A 6T 19 A 6A 20 A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	14	DQa	7G	49	Α	6C
17 DQa 6D 18 A 6T 19 A 6A 20 A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	15	DQa	6F	50	A1	4N
18 A 6T 19 A 6A 20 A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	16	DQa	7E	51	A0	4P
19 A 6A 20 A 5A 21 \overline{ADV} 4G 22 \overline{ADSP} 4A 23 \overline{ADSC} 4B 24 \overline{OE} 4F 25 \overline{BWE} 4M 26 \overline{GW} 4H	17	DQa	6D		•	•
20 A 5A 21 ADV 4G 22 ADSP 4A 23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	18	Α	6T			
21 \$\overline{ADV}\$ 4G 22 \$\overline{ADSP}\$ 4A 23 \$\overline{ADSC}\$ 4B 24 \$\overline{OE}\$ 4F 25 \$\overline{BWE}\$ 4M 26 \$\overline{GW}\$ 4H	19	Α	6A			
22 \$\overline{ADSP}\$ 4A 23 \$\overline{ADSC}\$ 4B 24 \$\overline{OE}\$ 4F 25 \$\overline{BWE}\$ 4M 26 \$\overline{GW}\$ 4H	20	Α	5A			
23 ADSC 4B 24 OE 4F 25 BWE 4M 26 GW 4H	21	ADV	4G			
24 OE 4F 25 BWE 4M 26 GW 4H	22	ADSP	4A			
Z5 BWE 4M 26 GW 4H	23	ADSC	4B			
26 GW 4H	24	ŌĒ	4F			
	25	BWE	4M			
 	26	GW	4H			
27 CLK 4K	27	CLK	4K			
28 A 6B	28	А	6B			
29 BWa 5L	29	BWa	5L			
30 <u>BWb</u> 3G	30	BWb	3G			
31 A 2B	31	Α	2B			
32 <u>CE</u> 4E	32	CE	4E			
33 A 3A	33	А	ЗА			
34 A 2A	34	Α	2A			
35 DQb 1D	35	DQb	1D			



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on V_{DD} Relative to GND -0.3V to +4.6VCurrent into Outputs (LOW)......20 mA

Static Discharge Voltage	. >1500V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temp. ^[11]	V _{DD} ^[12]	V _{DDQ} ^[12]
Com'l	0°C to +70°C	3.3V -5%/+10%	2.5V - 5% 3.3V + 10%
Ind'I	-40°C to +85°C	-570/+1070	3.30 + 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Con	ditions	Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.63	V
V_{DDQ}	I/O Supply Voltage			2.375	3.63	V
V _{OH}	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	3.3V	2.4		V
		$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	2.5V	2.0		V
V _{OL}	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$	3.3V		0.4	V
		$V_{DD} = Min., I_{OL} = 1.0 \text{ mA}$	2.5V		0.4	V
V _{IH}	Input HIGH Voltage		3.3V	2.0		V
			2.5V	1.7		V
V _{IL}	Input LOW Voltage ^[10]		3.3V	-0.3	0.8	V
			2.5V	-0.3	0.7	V
I _X	Input Load Current	$GND \le V_I \le V_{DDQ}$			5	μΑ
	Input Current of MODE			-30	30	μΑ
	Input Current of ZZ	Input = V _{SS}		-30	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Dis	sabled		5	μА
I _{DD}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	5.0-ns cycle, 200 MHz		315	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		285	mA
			6.7-ns cycle, 150 MHz		265	mA
			7.5-ns cycle, 133 MHz		245	mA
I _{SB1}	Automatic CE	Max. V _{DD} , Device	5.0-ns cycle, 200 MHz		140	mA
	Power-Down Current—TTL Inputs	Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤V _{IL}	6.0-ns cycle, 167MHz		120	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.7-ns cycle, 150 MHz		110	mA
			7.5-ns cycle, 133 MHz		105	mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \text{Max. V}_{\text{DD}}, \text{ Device} \\ \text{Deselected, V}_{\text{IN}} \leq 0.3 \text{V or} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{DDQ}} - 0.3 \text{V, f} = 0 \end{array}$	All speed grades		20	mA

Notes:

- 10. Minimum voltage equals –2.0V for pulse durations of less than 20 ns.
 11. T_A is the temperature.
 12. Power Supply ramp up should be monotonic.




Electrical Characteristics Over the Operating Range (continued)

Parameter	Description	Test Cond	Min.	Max.	Unit	
I _{SB3}	Automatic CE	Max. V _{DD} , Device	5.0-ns cycle, 200 MHz		110	mA
	Power-Down Current—CMOS Inputs	Deselected, or $V_{IN} \le 0.3V$ or $V_{IN} > V_{DDO} = 0.3V$	6.0-ns cycle, 167 MHz		100	mA
	Current—CMOS Inputs	$f = f_{MAX} = 1/t_{CYC}$	6.7-ns cycle, 150 MHz		90	mA
			7.5-ns cycle, 133 MHz		85	mA
I _{SB4}	Automatic CS Power-Down Current—TTL Inputs	$\label{eq:max_v_DD} \begin{aligned} &\text{Max. V}_{\text{DD}}, \text{Device} \\ &\text{Deselected}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{or} \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = 0 \end{aligned}$	All Speeds		50	mA

Capacitance^[13]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1MHz,$	3	pF
C _{CLK}	Clock Input Capacitance	$V_{DD} = 3.3V,$ $V_{DDQ} = 3.3V$	3	pF
C _{I/O}	Input/Output Capacitance	TDDQ STOR	3	pF

AC Test Loads and Waveforms^[14]



Thermal Resistance^[13]

Description	Test Conditions	Symbol	TQFP Typ.
Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-lay- er printed circuit board	$\Theta_{ extsf{JA}}$	25
Thermal Resistance (Junction to Case)	er primed circuit board	Θ _{JC}	9

13. Tested initially and after any design or process changes that may affect these parameters.
14. Input waveform should have a slew rate of 1 V/ns.



Switching Characteristics Over the Operating Range^[15, 16, 17]


			-200		-167		-150		-133	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CYC}	Clock Cycle Time	5.0		6.0		6.7		7.5		ns
t _{CH}	Clock HIGH	1.8		2.1		2.3		2.5		ns
t _{CL}	Clock LOW	1.8		2.1		2.3		2.5		ns
t _{AS}	Address Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
t _{AH}	Address Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
t _{CO}	Data Output Valid After CLK Rise		3.0		3.4		3.8		4.2	ns
t _{DOH}	Data Output Hold After CLK Rise	1.3		1.3		1.3		1.3		ns
t _{ADS}	ADSP, ADSC Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
t _{WES}	BWE, GW, BW _x Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
t _{WEH}	BWE, GW, BW _x Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
t _{ADVS}	ADV Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
t _{ADVH}	ADV Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
t _{DS}	Data Input Set-Up Before CLK Rise	1.4		1.5		1.5		1.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
t _{CES}	Chip enable Set-Up	1.4		1.5		1.5		1.5		ns
t _{CEH}	Chip enable Hold After CLK Rise	0.4		0.5		0.5		0.5		ns
t _{CHZ}	Clock to High-Z ^[16]		3.0		3.0		3.0		3.0	ns
t _{CLZ}	Clock to Low-Z ^[16]	1.3		1.3		1.3		1.3		ns
t _{EOHZ}	OE HIGH to Output High-Z ^[16, 17]		4.0		4.0		4.0		4.0	ns
t _{EOLZ}	OE LOW to Output Low-Z ^[16, 17]	0		0		0		0		ns
t _{EOV}	OE LOW to Output Valid ^[16]		3.0		3.4		3.8		4.2	ns

<sup>Unless otherwise noted, test conditions assume signal transition time of 2.5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l_{OL}/l_{OH} and load capacitance. Shown in (a), (b) and (c) of AC Test Loads.
t_{CHZ}, t_{CLZ}, t_{OEV}, t_{EOLZ}, and t_{EOHZ} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
At any given voltage and temperature, t_{EOHZ} is less than t_{EOLZ} and t_{CHZ} is less than t_{CLZ}.</sup>



Switching Waveforms

Write Cycle Timing^[4, 18, 19]




Notes:

- 18. WE is the combination of BWE, BWx, and GW to define a write cycle (see Write Cycle Descriptions table).

 19. WDx stands for Write Data to Address X.



Read Cycle Timing^[4, 18, 20]




Note:


20. RDx stands for Read Data from Address X.



Read/Write Cycle Timing^[4, 18, 19, 20]








Notes:


- 21. <u>De</u>vice originally deselected.
 22. CE is the combination of CE₂ and CE₃. All chip selects need to be active in order to select the device.



OE Switching Waveforms







Notes:

23. Device must be deselected when entering ZZ mode. See Cycle Descriptions Table for all possible signal conditions to deselect the device. 24. I/Os are in three-state when exiting ZZ sleep mode.



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
200	CY7C1380B-200AC	A101	100-Lead Thin Quad Flat Pack	Commercial
167	CY7C1380B-167AC			
150	CY7C1380B-150AC			
133	CY7C1380B-133AC			
200	CY7C1382B-200AC			
167	CY7C1382B-167AC			
150	CY7C1382B-150AC			
133	CY7C1382B-133AC			
200	CY7C1380B-200BGC	BG119	119 BGA	
167	CY7C1380B-167BGC			
150	CY7C1380B-150BGC			
133	CY7C1380B-133BGC			
200	CY7C1382B-200BGC			
167	CY7C1382B-167BGC			
150	CY7C1382B-150BGC			
133	CY7C1382B-133BGC			
200	CY7C1380B-200BZC	BB165A	165 FBGA	
167	CY7C1380B-167BZC			
150	CY7C1380B-150BZC			
133	CY7C1380B-133BZC			
200	CY7C1382B-200BZC			
167	CY7C1382B-167BZC			
150	CY7C1382B-150BZC			
133	CY7C1382B-133BZC			



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CY7C1380B-167AI	A101	100-Lead Thin Quad Flat Pack	Industrial
150	CY7C1380B-150AI			
133	CY7C1380B-133AI			
167	CY7C1382B-167AI			
150	CY7C1382B-150AI			
133	CY7C1382B-133AI			
167	CY7C1380B-167BGI	BG119	119 BGA	
150	CY7C1380B-150BGI			
133	CY7C1380B-133BGI			
167	CY7C1382B-167BGI			
150	CY7C1382B-150BGI			
133	CY7C1382B-133BGI			
167	CY7C1380B-167BZI	BB165A	165 FBGA	
150	CY7C1380B-150BZI			
133	CY7C1380B-133BZI			
167	CY7C1382B-167BZI			
150	CY7C1382B-150BZI			
133	CY7C1382B-133BZI			


Shaded areas contain advance information.




Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.






51-85050-*A



Package Diagrams (continued)


165-Ball FBGA (13 x 15 x 1.2 mm) BB165A





Package Diagrams (continued)

119-Lead PBGA (14 x 22 x 2.4 mm) BG119



Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

EV.	ECN NO.	Issue Date	Orig. of Change	DESCRIPTION OF CHANGE
*	114166	3/18/02	DSG	Change from Spec number: 38-01074 to 38-05267
*A	114817	4/10/02	DSG	Converted updated version: earlier version converted in Rev. **. The following are the differences between versions: 1. Changed V_{OH} and V_{OL} values to reflect new char. values 2. Maximum voltage rating to 4.6V 3. Modified ESD voltage to 1500V 4. Changed t_{DOH} to 1.3 ns 5. Changed V_{DD} range to +10%/–5% 6. Changed the I_{DD} and I_{SB} values to reflect new char values 7. Added 165 fBGA packaging 8. Added I-temp 9. Changed set-up time from 2.0 ns to 1.5 ns 10.Changed leakage current from mA to μ A 11. Changed t_{EOHZ} from 3.0 ns to 4.0 ns 12. Added Thermal Resistance Table 13. Preliminary to Final
' B	119063	09/27/02	HGK	Added TCK pin description.
*C	123134	01/18/03	RBI	Add power up requirements to operating range information