

# STK11C88-3 32K x 8 nvSRAM 3.3V *QuantumTrap™* CMOS Nonvolatile Static RAM

**Obsolete - Not Recommend for new Deisgns** 


#### **FEATURES**

- · 35, 45ns and 55ns Access Times
- STORE to Nonvolatile Elements Initiated by Software
- RECALL to SRAM Initiated by Software or Power Restore
- 10 mA Typical Icc at 200 nsec Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to Nonvolatile Elements
- 100-Year Data Retention in Nonvolatile Elements
- Single 3.3V+ 0.3V Operation
- Commercial and Industrial Temperatures
- 28-Pin DIP and SOIC Packages


#### **DESCRIPTION**

The Simtek STK11C88-3 is a fast static RAM with a nonvolatile element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in Nonvolatile Elements. Data transfers from the SRAM to the Nonvolatile Elements (the *STORE* operation), or from Nonvolatile Elements to SRAM (the *RECALL* operation) are initiated using a software sequence. Data transfers from the Nonvolatile Elements to the SRAM (the *RECALL* operation) also occur upon restoration of power.

### **BLOCK DIAGRAM**



### **PIN CONFIGURATIONS**



#### **PIN NAMES**

A <sub>0</sub> - A <sub>14</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out
Ē	Chip Enable
G	Output Enable
V <sub>CC</sub>	Power (+ 3.3V)
V <sub>SS</sub>	Ground

## **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

Voltage on Input Relative to Ground	0.5V to 4.5V
Voltage on Input Relative to V <sub>SS</sub> −0.6V	to $(V_{CC} + 0.5V)$
Voltage on DQ <sub>0-7</sub> 0.5V	to $(V_{CC} + 0.5V)$
Temperature under Bias	-55°C to 125°C
Storage Temperature	-65°C to 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s duration).	15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC CHARACTERISTICS

 $(V_{CC} = 3.0V-3.6V)$ 

SYMBOL	DADAMETED	СОММ	ERCIAL	INDUS	TRIAL	UNITS	NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub> <sup>b</sup>	Average V <sub>CC</sub> Current		50 42 37		52 44 39	mA mA mA	$t_{AVAV} = 35$ ns $t_{AVAV} = 45$ ns $t_{AVAV} = 55$ ns
I <sub>CC2</sub> c	Average V <sub>CC</sub> Current During STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max
I <sub>CC3</sub> <sup>b</sup>	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 3.3V, 25°C, Typical		9		9	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I <sub>SB1</sub> <sup>d</sup>	Average V <sub>CC</sub> Current (Standby, Cycling TTL Input Levels)		18 16 15		19 17 16	mA mA mA	$\begin{array}{l} t_{AVAV} = 35 ns, \ \overline{\overline{E}} \geq V_{IH} \\ t_{AVAV} = 45 ns, \ \overline{\overline{E}} \geq V_{IH} \\ t_{AVAV} = 55 ns, \ \overline{\overline{E}} \geq V_{IH} \end{array}$
I <sub>SB2</sub> <sup>d</sup>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		750		750	μА	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μА	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μА	$V_{CC} = \max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> + .5	2.2	V <sub>CC</sub> + .5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V <sub>SS</sub> 5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-4mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	

Note b:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c:  $\underline{I_{CC_2}}$  is the average current required for the duration of the *STORE* cycle (t<sub>STORE</sub>). Note d:  $\overline{E} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

#### **AC TEST CONDITIONS**

Input Pulse Levels	3.0V
Input Rise and Fall Times	≤5ns
Input and Output Timing Reference Levels	
Output Load	gure 1

#### $(T_A = 25^{\circ}C, f = 1.0MHz)$ **CAPACITANCE**<sup>e</sup>

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	5	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading


#### SRAM READ CYCLES #1 & #2

$V_{CC} = 3.0V-3.6V$	/)
----------------------	----


	SYME	BOLS	PARAMETER	STK110	88-3-35	STK11C	88-3-45	STK110	288-3-55	UNITS
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		35		45		55	ns
2	t <sub>AVAV</sub> f	t <sub>RC</sub>	Read Cycle Time	35		45		55		ns
3	t <sub>AVQV</sub> g	t <sub>AA</sub>	Address Access Time		35		45		55	ns
4	$t_{GLQV}$	t <sub>OE</sub>	Output Enable to Data Valid		15		20		25	ns
5	t <sub>AXQX</sub> g	t <sub>OH</sub>	Output Hold after Address Change	5		5		5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns
7	$t_{EHQZ}^{h}$	t <sub>HZ</sub>	Chip Disable to Output Inactive		13		15		20	ns
8	$t_{GLQX}$	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9	t <sub>GHQZ</sub> h	t <sub>OHZ</sub>	Output Disable to Output Inactive		13		15		20	ns
10	t <sub>ELICCH</sub> e	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11	t <sub>EHICCL</sub> d, e	t <sub>PS</sub>	Chip Disable to Power Standby		35		45		55	ns

Note f:  $\overline{W}$  must be high during SRAM READ cycles and low during SRAM WRITE cycles. Note g: I/O state assumes  $\overline{E}$  and  $\overline{G}$  <  $V_{IL}$  and  $\overline{W}$  >  $V_{IH}$ ; device is continuously selected. Note h: Measured  $\pm$  200mV from steady state output voltage.

## SRAM READ CYCLE #1: Address Controlled f, g



## SRAM READ CYCLE #2: E Controlled




## **SRAM WRITE CYCLES #1 & #2**


NO.		SYMBOLS		PARAMETER	STK11C	STK11C88-3-35		88-3-45	STK11C88-3-55		LIMITO
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
13	t <sub>WLWH</sub>	$t_{WLEH}$	t <sub>WP</sub>	Write Pulse Width	25		30		40		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	25		30		40		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	12		15		25		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	25		30		40		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> h, i		t <sub>WZ</sub>	Write Enable to Output Disable		13		15		20	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	5		5		5		ns

Note i:  $\begin{array}{ll} \text{If } \overline{W} \text{ is low when } \overline{E} \text{ goes low, the outputs remain in the high-impedance state.} \\ \text{Note j:} & \overline{E} \text{ or } \overline{W} \text{ must be } \geq V_{IH} \text{ during address transitions.} \\ \end{array}$ 

## SRAM WRITE CYCLE #1: W Controlled



## SRAM WRITE CYCLE #2: E Controlled




## STORE INHIBIT/POWER-UP RECALL

/\ <i>I</i>	1	2	$\cap$	1 2	CIV
( V	CC	= 3	.υν	'-J.	0 V )

NO.	SYMBOLS	YMBOLS PARAMETER	STK11C88-3		LIMITO	NOTES
	Standard	PANAMETEN	MIN	MAX	UNITS	NOTES
22	t <sub>RESTORE</sub>	Power-up RECALL Duration		550	μs	k
23	tstore	STORE Cycle Duration		10	ms	g
24	V <sub>SWITCH</sub>	Low Voltage Trigger Level	2.7	2.95	V	
25	V <sub>RESET</sub>	Low Voltage Reset Level		2.4	V	

Note k:  $t_{RESTORE}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .

## **STORE INHIBIT/POWER-UP RECALL**



## SOFTWARE STORE/RECALL MODE SELECTION

Ē	w	A <sub>13</sub> - A <sub>0</sub> (hex) MODE		I/O	NOTES
L	Н	H 31C7 Read SRAM Outp H 3C1F Read SRAM Outp 303F Read SRAM Outp 303F Read SRAM Outp		Output Data Output Data Output Data Output Data Output Data Output High Z	l, m
L	н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	l, m

The six consecutive addresses must be in order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note m: While there are 15 addresses on the STK11C88-3, only the lower 14 are used to control software modes.

## SOFTWARE STORE/RECALL CYCLE<sup>n, o</sup>


 $(V_{CC} = 3.0V - 3.6V)$ 

NO	NO. SYMBOLS	PARAMETER -	STK11C88-3-35		STK11C	88-3-45	STK11C	UNITS	
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNITS
26	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	35		45		55		ns
27	t <sub>AVEL</sub> n	Address Set-up Time	0		0		0		ns
28	t <sub>ELEH</sub> n	Clock Pulse Width	25		30		45		ns
29	t <sub>ELAX</sub> n	Address Hold Time	20		20		20		ns
30	t <sub>RECALL</sub> n	RECALL Duration		20		20		20	μs

Note n: The software sequence is clocked with  $\overline{E}$  controlled READs.

The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive

## SOFTWARE STORE/RECALL CYCLE: E Controlledo



6

## **DEVICE OPERATION**

The STK11C88-3 is a versatile 3.3V  $V_{\rm CC}$  memory chip that provides several modes of operation. The STK11C88-3 can operate as a standard 32K x 8 SRAM. It has a 32K x 8 Nonvolatile Elements shadow to which the SRAM information can be copied or from which the SRAM can be updated in nonvolatile mode.

## **NOISE CONSIDERATIONS**

Note that the STK11C88-3 is a high-speed memory and so must have a high frequency bypass capacitor of approximately  $0.1\mu F$  connected between  $V_{\text{CC}}$  and  $V_{\text{SS}}$ , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### **SRAM READ**

The STK11C88-3 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low and  $\overline{W}$  is high. The address specified on pins  $A_{0-14}$  determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high.

### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLOZ}$  after  $\overline{W}$  goes low.

### SOFTWARE NONVOLATILE STORE

The STK11C88-3 software *STORE* cycle is initiated by executing sequential READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0FC0 (hex)	Initiate STORE cycle

The software sequence is clocked with  $\overline{\mathsf{E}}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be low for the sequence to be valid. After the  $t_{\text{STORE}}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

## SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of READ operations must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0C63 (hex)	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the Nonvolatile Elements. The nonvolatile data can be recalled an unlimited number of times.

#### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{\text{CC}} < V_{\text{RESET}}$ ), an internal *RECALL* request will be latched. When  $V_{\text{CC}}$  once again exceeds the sense voltage of  $V_{\text{SWITCH}}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{\text{RESTORE}}$  to complete.

If the STK11C88-3 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between  $\overline{W}$  and system  $V_{\rm CC}$  or between  $\overline{E}$  and system  $V_{\rm CC}$ .




Figure 2: I<sub>CC</sub> (max) Reads

#### HARDWARE PROTECT

The STK11C88-3 offers hardware protection against inadvertent *STORE* operation during low-voltage conditions. When  $V_{\rm CC} < V_{\rm SWITCH}$ , all software *STORE* operations are inhibited.

## **LOW AVERAGE ACTIVE POWER**

The STK11C88-3 draws significantly less current when it is cycled at times longer than 55ns. Figure 2 shows the relationship between I<sub>CC</sub> and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{CC} = 3.6V$ , 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK11C88-3 depends on the following items: 1) CMOS vs. TTL input levels: 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V<sub>CC</sub> level; and 7) I/O loading.





Figure 3: I<sub>CC</sub> (max) Writes

## **ORDERING INFORMATION**



## **Document Revision History**

Revision	Date	Summary	
0.0	December 2002	Added 35 nsec device; changed Vcc min. to 3.0 volts	
0.1	September 2003	Added lead free lead finish	
0.2	March 2006	Marked as Obsolete, Not recommended for new design.	