



**Features**

- Advanced Low Power CMOS operation
- Compatible with LVC class of products
- Compatible with industry standard octal pinouts
- Excellent output drive capability:  
Balanced Drives (24mA sink and source)
- Can serve as a 5V to 3V translator
- Inputs can be driven by 3.3 V or 5V devices
- Low ground bounce outputs
- Hysteresis on all inputs
- Industrial operating temperature range:  
-40°C to +85°C
- Packaging (Pb-free & Green available):
  - 20-pin 173-mil wide plastic TSSOP (L)
  - 20-pin 150-mil wide plastic QSOP (Q)
  - 20-pin 300-mil wide plastic SOIC (S)

**Description**

The PI74FCT3244 is an 8-bit buffer/line driver designed for driving high capacitive memory loads. With its balanced-drive characteristics, this high-speed, low power device provides lower ground bounce, transmission line matching, fewer line reflections and lower EMI and RFI. This makes it ideal for driving on-board buses and transmission lines.

The PI74FCT3244 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator.

**Block Diagram**

**Pin Configuration**


### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & V <sub>CC</sub> Only).....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ....	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current.....	120 mA
Power Dissipation .....	1.0W

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Truth Table<sup>(1)</sup>

Inputs			Outputs
$\overline{OE}_A$	$\overline{OE}_B$	D <sub>XX</sub>	O <sub>XX</sub>
L	L	L	L
L	L	H	H
H	H	X	Z

**Note:**

- H = High Voltage Level, X = Don't Care, L = Low Voltage Level, Z = High Impedance

### Pin Description

Pin Name	Description
$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
D <sub>XX</sub>	Inputs
O <sub>XX</sub>	Outputs
GND	Ground
V <sub>CC</sub>	Power

**DC Electrical Characteristics** ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$ )

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Units
$V_{IH}$	Input HIGH Voltage (Input pins)	Guaranteed Logic HIGH Level		2.2		5.5	V
	Input HIGH Voltage (I/O pins)			2.0		5.5	
$V_{IL}$	Input LOW Voltage (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5		0.8	
$I_{IH}$	Input HIGH Current (Input pins)	$V_{CC} = \text{Max.}$	$V_{IN} = 5.5\text{V}$			$\pm 1$	
	Input HIGH Current (I/O pins)	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC}$			$\pm 1$	
$I_{IL}$	Input LOW Current (Input pins)	$V_{CC} = \text{Max.}$	$V_{IN} = \text{GND}$			$\pm 1$	$\mu\text{A}$
	Input LOW Current (I/O pins)	$V_{CC} = \text{Max.}$	$V_{IN} = \text{GND}$			$\pm 1$	
$I_{OZH}$	High Impedance Output Current (3-State Output pins)	$V_{CC} = \text{Max.}$	$V_{OUT} = 5.5\text{V}$			$\pm 1$	
$I_{OZL}$		$V_{CC} = \text{Max.}$	$V_{OUT} = \text{GND}$			$\pm 1$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$			-0.7	-1.2	V
$I_{ODH}$	Output HIGH Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_O = 1.5\text{V}^{(3)}$		-36	-60	-110	mA
$I_{ODL}$	Output LOW Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_O = 1.5\text{V}^{(3)}$		50	90	200	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -0.1\text{mA}$	$V_{CC}-0.2$			V
			$I_{OH} = -3\text{mA}$	2.4	3.0		
		$V_{CC} = 3.0\text{V}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -8\text{mA}$	2.4 <sup>(5)</sup>	3.0		
			$I_{OH} = -24\text{mA}$	2.0			
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 0.1\text{mA}$			0.2	
			$I_{OL} = 16\text{mA}$			0.2	0.4
			$I_{OL} = 24\text{mA}$			0.3	0.5
$I_{OS}$	Short Circuit Current <sup>(4)</sup>	$V_{CC} = \text{Max.}^{(3)}, V_{OUT} = \text{GND}$		-60	-85	-240	mA
$I_{OFF}$	Power Down Disable	$V_{CC} = 0\text{V}, V_{IN}$ or $V_{OUT} \leq 4.5\text{V}$				$\pm 100$	$\mu\text{A}$
$V_H$	Input Hysteresis				150		mV

**Notes:**

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- $V_{OH} = V_{CC} - 0.6\text{V}$  at rated current.

**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Parameters <sup>(1)</sup>	Description	Test Conditions	Typ.	Max.	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	4.5	6	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	5.5	8	

**Notes:**

- Determined by device characterization.

**Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND or V <sub>CC</sub>		0.1	10	mA
ΔI <sub>CC</sub>	Quiescent Power Supply Current, TTL Inputs HIGH	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V <sup>(3)</sup>			500	μA
I <sub>CCD</sub>	Dynamic Power Supply <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open O <sub>EX</sub> = GND One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		95	100	μA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>I</sub> = 10 MHz 50% Duty Cycle O <sub>EX</sub> = GND One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND		0.97	2.3	mA
		V <sub>CC</sub> = Max., Outputs Open f <sub>I</sub> = 2.5 MHz 50% Duty Cycle O <sub>EX</sub> = GND 8 Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND		1.9	4.7 <sup>(5)</sup>	

**Notes:**

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°C.
- Per TTL driven input; all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current (I<sub>CL</sub>, I<sub>CH</sub> and I<sub>CZ</sub>)  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>


Switching Characteristics over Operating Range<sup>(1)</sup>

Parameters	Description	Conditions	FCT3244		Units
			Com.		
			Min. <sup>(2)</sup>	Max.	
$t_{PHL}$ $t_{PHL}$	Propagation Delay, $D_{XX}$ to $O_{XX}$	$C_L = 50pF$ $R_L = 500\Omega$	1.5	4.1	ns
$t_{PZH}$ $t_{PZL}$	Output Enable Time, $\overline{OE}_X$ to $O_{XX}$		1.5	5.8	
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time, $\overline{OE}_X$ to $O_{XX}$		1.5	5.2	
$t_{SK(O)}$	Output Skew <sup>(3)</sup>			0.5	


Notes:

1. Propagation Delays and Enable/Disable times are with  $V_{CC} = 3.3V \pm 0.3V$ , normal range. At  $V_{CC} = 2.7V$ , all Propagation Delay and Enable/Disable times are degraded by 20%.
2. Minimum limits are guaranteed by design and characterization.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design and characterization.


Packaging Mechanical: 20-pin TSSOP (L)



**Packaging Mechanical: 20-pin Narrow QSOP (Q)**



**Packaging Mechanical: 20-pin SOIC (S)**



### Ordering Information

Ordering Code	Package Code	Package Description
PI74FCT3244L	L	20-pin 173-mil wide plastic TSSOP
PI74FCT3244LE	L	Pb-free & Green, 20-pin 173-mil wide plastic TSSOP
PI74FCT3244Q	Q	20-pin 150-mil narrow plastic QSOP
PI74FCT3244QE	Q	Pb-free & Green, 20-pin 150-mil narrow plastic QSOP
PI74FCT3244S	S	20-pin 300-mil wide plastic SSOP
PI74FCT3244SE	S	Pb-free & Green, 20-pin 300-mil wide plastic SSOP

**Notes:**

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel


### Part Marking Information

Pericom's standard product mark follows our standard part number ordering information, except for those products with a speed letter code. For marking purposes, the speed letter code mark is placed after the package code letter, rather than after the device number as it is ordered.

Although all products are marked immediately after assembly to assure material traceability, Pericom does not usually mark the speed code at that time. After electrical test screening and speed binning have been completed, we then perform an "add mark" operation which places the speed code letter at the end of the complete part number.

Please refer to the example shown below:

- Part Number as ordered: PI74FCT245ATQ
- Example of Part Number as marked:



"A" is the speed code letter identifier

**Notes:**

- 1) 8-pin DIP, 8-pin SOIC, 8-pin TSSOP, 14-pin SOIC, 16-pin QSOP, SC70, MSOP, and SOT23 packages are not marked with the Pericom logo due to space limitations on the package.