

Linear Voltage Regulator 3.3 V Fixed Output Voltage

TLE 4275 V33





Feature Overview

- Output voltage 3.3 V \pm 2 %
- · Current capability 400 mA
- · Stable with ceramic output capacitor
- · Reset circuit functional without supply voltage present
- Reset output active low down to $V_{\rm O}$ = 1 V
- Reset circuit sensing the output voltage with programmable delay time
- Maximum input voltage -42 V $\leq V_1 \leq$ +45 V
- ESD Resistivity 4 kV (Human Body Model)
- Reverse polarity protection
- Short circuit protection
- · Overtemperature shutdown
- Automotive temperature range -40 °C ≤ T_i ≤ 150 °C
- Green Product (RoHS compliant)
- · AEC qualified

The TLE 4275 V33 is a monolithic integrated low dropout fixed output voltage regulator for loads up to 400mA. An integrated reset generator with adjustable power-on delay time as well as several protection circuits predestine the IC for supplying microprocessor systems in an automotive environment.








Figure 1 Simplified Block Diagram and Typical Application

| Туре | Package |
|----------------|--------------------------------|
| TLE 4275 D V33 | PG-TO252-5-11 (RoHS compliant) |
| TLE 4275 G V33 | PG-TO263-5-1 (RoHS compliant) |

Datasheet 1 Rev. 1.2, 2015-12-18



Pin Definitions and Functions

1 Pin Definitions and Functions




Figure 2 Pin Assignment

| Pin | Symbol | Function |
|-----|--------|--|
| 1 | I | Regulator Input and IC Supply. For compensating line influences, a capacitor to GND close to the IC terminals is recommended. |
| 2 | RO | Reset Output. Open collector output. External pull-up resistor to a positive voltage rail required. Leave open if the reset function is not needed. |
| 3 | GND | PG-TO263-5-1 only: Ground Reference. Connect to TAB and heatsink area |
| 4 | D | Reset Delay Timing. Connect a ceramic capacitor to GND for reset delay timing adjustment. Leave open if the reset function is not needed. |
| 5 | Q | Regulator Output. Block to GND with a capacitor close to the IC terminals, respecting capacitance and ESR requirements given in the table "Functional Range". |
| TAB | GND | PG-TO252-5-11 only: Ground Reference. Connect to heatsink area. |
| TAB | _ | PG-TO263-5-1 only:Connect to heatsink area and ground reference (pin 3). |



Electrical Characteristics

2 Electrical Characteristics

2.1 Absolute Maximum Ratings

-40 °C $\leq T_{\rm i} \leq$ 150 °C; all voltages with respect to ground (unless otherwise specified)

| Pos. | Parameter | Symbol | Lim | it Values | Unit | Conditions |
|---------|---------------------------|------------------------|------|-----------|------|--------------------|
| | | | Min. | Max. | | |
| Regula | tor Input and IC Supply I | | | 1 | | |
| 2.1.1 | Voltage | V_{I} | -42 | 45 | ٧ | _ |
| 2.1.2 | Current | I_{l} | _ | _ | mA | internally limited |
| Regula | tor Output Q | | | | | |
| 2.1.3 | Voltage | V_{Q} | -1 | 16 | ٧ | _ |
| 2.1.4 | Current | I_{Q} | _ | _ | mA | internally limited |
| Reset C | Output RO | | | | | |
| 2.1.5 | Voltage | V_{RO} | -0.3 | 25 | V | _ |
| 2.1.6 | Current | I_{RO} | -5 | 5 | mA | |
| Reset D | Delay Timing D | | | | | |
| 2.1.7 | Voltage | V_{D} | -0.3 | 7 | ٧ | _ |
| 2.1.8 | Current | I_{D} | -2 | 2 | mA | |
| Ground | GND | - | - | | | |
| 2.1.9 | Current | I_{GND} | _ | _ | mA | internally limited |
| Tempe | ratures | | | | | |
| 2.1.10 | Junction Temperature | $T_{\rm j}$ | -40 | 150 | °C | _ |
| 2.1.11 | Storage Temperature | $T_{ m stg}$ | -50 | 150 | °C | _ |
| ESD Su | sceptibility | | | | | |
| 2.1.12 | ESD Resistivity | $V_{\rm ESD,HBM}$ | -4 | 4 | kV | HBM ¹⁾ |
| 2.1.13 | | $V_{\mathrm{ESD,CDM}}$ | -500 | 500 | V | CDM ²⁾ |
| Moistu | re Level | | | | | |
| 2.1.14 | Moisture Level | MSL | 1 | | _ | _ |

¹⁾ ESD susceptibility, Human Body Model "HBM" according to EIA/JESD 22-A114B.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD susceptibility, Charged Device Model "CDM" according to EIA/JESD22-C101 or ESDA STM5.3.1



Electrical Characteristics

2.2 Functional Range

| Pos. | Parameter | Symbol | Limit Values | | Unit | Conditions / Remarks |
|-------|----------------------|-------------|--------------|------|------|---|
| | | | Min. | Max. | | |
| 2.2.1 | Input Voltage | V_{l} | 4.4 | 42 | V | $V_{\rm Q} = V_{\rm I} - V_{\rm dr}^{-1}$ |
| 2.2.2 | Junction Temperature | $T_{\rm j}$ | -40 | 150 | °C | _ |
| 2.2.3 | Output Capacitor | C_{Q} | 22 | _ | μF | _ 2) |
| 2.2.4 | | ESR_{CQ} | _ | 3 | Ω | _ |

¹⁾ For details on max. output current vs. input voltage see Table 1: Electrical Characteristics Voltage Regulator

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

2.3 Thermal Resistance

| Pos. | Parameter | Symbol | Тур. | Unit | Conditions |
|--------|-------------------------------|--------------|-------|------|---|
| | | | Value | | |
| Packag | ne P-TO252-5: | | | | |
| 2.3.1 | Junction – Ambient | $R_{th,j-a}$ | 144 | K/W | Footprint only ¹⁾ |
| 2.3.2 | PG-TO252-5-11 | | 78 | K/W | 300 mm ² PCB heatsink area ¹⁾ |
| 2.3.3 | | | 55 | K/W | 600 mm ² PCB heatsink area ¹⁾ |
| 2.3.4 | Junction - Case PG-TO252-5-11 | $R_{th,j-c}$ | 1.8 | K/W | |
| Packag | ge P-TO263-5: | | | • | |
| 2.3.1 | Junction – Ambient | $R_{th,j-a}$ | 79 | K/W | Footprint only ¹⁾ |
| 2.3.2 | PG-TO263-5-1 | | 53 | K/W | 300 mm ² PCB heatsink area ¹⁾ |
| 2.3.3 | | | 39 | K/W | 600 mm ² PCB heatsink area ¹⁾ |
| 2.3.4 | Junction - Case PG-TO263-5-1 | $R_{th,j-c}$ | 1.3 | K/W | |

¹⁾ EIA/JESD 52_2, FR4, $80\times80\times1.5$ mm; 35μ Cu, 5μ Sn; horizontal position; zero airflow. Not subject to production test; specified by design.

Datasheet 4 Rev. 1.2, 2015-12-18

²⁾ The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%



3 Block Description and Electrical Characteristics

3.1 Voltage Regulator

The output voltage $V_{\rm Q}$ is controlled by comparing a portion of it to an internal reference and driving a PNP pass transistor accordingly. The control loop stability depends on the output capacitor $C_{\rm Q}$, the load current, the chip temperature and the poles/zeros introduced by the integrated circuit. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the table "Operating Range" have to be maintained. For details see also the typical performance graph "Output Capacitor Series Resistor $ESR_{\rm CQ}$ vs. Output Current $I_{\rm Q}$ ". Also, the output capacitor shall be sized to buffer load transients.

An input capacitor C_1 is strongly recommended to buffer line influences. Connect the capacitors close to the IC terminals.

Protection circuitry prevent the IC as well as the application from destruction in case of catastrophic events. These safeguards contain output current limitation, reverse polarity protection as well as thermal shutdown in case of overtemperature.

In order to avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at input voltages above $V_1 = 22 \text{ V}$.

The thermal shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled down, the regulator restarts. This leads to an oscillatory behaviour of the output voltage until the fault is removed. However, junction temperatures above 150 °C are outside the maximum ratings and therefore significantly reduce the IC lifetime.

The TLE 4275 V33 allows a negative supply voltage. However, several small currents are flowing into the IC increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity conditions For details see typical performance graphs.




Figure 3 Block Diagram Voltage Regulator Circuit

Datasheet 5 Rev. 1.2, 2015-12-18



Table 1 Electrical Characteristics Voltage Regulator

 $V_{\rm I}$ = 13.5 V; -40 °C \leq $T_{\rm i}$ \leq 150 °C (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Remark / Test Condition |
|-------|---|---------------------------------|--------------|------|------|------|--|
| | | | Min. | Тур. | Max. | | |
| 3.1.1 | Output Voltage | V_{Q} | 3.23 | 3.3 | 3.37 | V | 1 mA $\leq I_{Q} \leq$ 400 mA; 5 V $\leq V_{I} \leq$ 28 V |
| 3.1.1 | | | 3.23 | 3.3 | 3.37 | V | 1 mA $\leq I_{Q} \leq$ 300 mA; 4.4 V $\leq V_{I} \leq$ 28 V |
| 3.1.2 | | | 3.23 | 3.3 | 3.37 | V | 1 mA $\leq I_Q \leq$ 200 mA; 4.4 V $\leq V_1 \leq$ 40 V |
| 3.1.3 | Load Regulation steady-state | $\mathrm{d}V_{\mathrm{Q,load}}$ | -30 | -15 | _ | mV | $I_{\rm Q}$ = 5 mA to 400 mA; $V_{\rm I}$ = 6 V |
| 3.1.4 | Line Regulation steady-state | $\mathrm{d}V_{\mathrm{Q,line}}$ | _ | 5 | 15 | mV | $V_{\rm I}$ = 8 V to 32 V; $I_{\rm Q}$ = 5 mA |
| 3.1.5 | Power Supply Ripple Rejection | PSRR | _ | 60 | _ | dB | f_{ripple} = 100 Hz; V_{ripple} = 0.5 Vpp ¹⁾ |
| 3.1.6 | Output Current Limitation | $I_{Q,max}$ | 401 | - | 1000 | mA | V _Q = 3.0 V |
| 3.1.7 | Overtemperature Shutdown Threshold | $T_{j,sd}$ | 151 | _ | 200 | °C | $T_{\rm j}$ increasing ¹⁾ |
| 3.1.8 | Overtemperature Shutdown Threshold Hysteresis | $T_{j,hy}$ | _ | 25 | - | K | |

¹⁾ Parameter not subject to production test; specified by design.

3.2 Current Consumption

Table 2 Electrical Characteristics Current Consumption

 $V_{\rm I}$ = 13.5 V; -40 °C $\leq T_{\rm j} \leq$ 150 °C (unless otherwise specified)

| Pos. | Parameter | Symbol | L | Limit Values | | | Conditions |
|-------|---------------------------------------|---------|------|--------------|------|----|--|
| | | | Min. | Тур. | Max. | | |
| 3.2.1 | Current Consumption $I_q = I_Q - I_I$ | I_{q} | _ | 180 | 220 | μΑ | $I_{\rm Q}$ = 1 mA; $T_{\rm j}$ = 25 °C |
| 3.2.2 | | | _ | 180 | 240 | μΑ | $I_{\rm Q}$ = 1 mA; $T_{\rm j} \le$ 85 °C |
| 3.2.3 | | | _ | 8 | 12 | mA | $I_{\rm Q}$ = 250 mA |
| 3.2.4 | | | - | 20 | 30 | mA | $I_{\rm Q}$ = 400 mA |



3.3 Reset Function

The reset function contains serveal features:

Output Undervoltage Reset:

An output undervoltage condition is indicated setting the Reset Output "RO" to low. This signal might be used to reset a microcontroller during low supply voltage.

In case the battery voltage is already lower than the buffered output voltage $V_{\rm Q}$ of the voltage regulator, the reset circuit is supplied from the output "Q", ensuring a defined reset switching threshold also at $V_{\rm I}$ = 0 V. The Reset Output "RO" is held "low" down to an output voltage of $V_{\rm Q}$ = 1 V, even if the input voltage $V_{\rm I}$ is 0 V.

Power-On Reset Delay Time:

The power-on reset delay time $t_{\rm d,PWR-ON}$ allows a microcontoller and oscillator to start up. This delay time is the time period from exceeding the reset switching threshold $V_{\rm RT}$ until the reset is released by switching the reset output "RO" from "low" to "high". The power-on reset delay time $t_{\rm d,PWR-ON}$ is defined by an external delay capacitor $C_{\rm D}$ connected to pin "D" which is charged up by the delay capacitor charge current $I_{\rm D,ch}$ starting from $V_{\rm D}=0$ V.

For easy calculating the power-on reset delay time, a multiplier factor $F_{d,PWR-ON} = t_{d,PWR-ON} / C_D$ is specified. Hence, $t_{d,PWR-ON}$ becomes:

$$t_{d,PWR-ON} = F_{d,PWR-ON} * C_D.$$
 (1)

For a precise calculation consider also the delay capacitor's tolerance.

Undervoltage Reset Delay Time:

Unlike the power-on reset delay time, the undervoltage reset delay $t_{\rm d}$ time considers a short output undervoltage event where the delay capacitor $C_{\rm D}$ is assumed to be discharged to $V_{\rm D} = V_{\rm DST,lo}$ only before the charging sequence restarts. Therefore, the undervoltage reset delay time $t_{\rm d}$ is defined by the delay capacitor charge current $I_{\rm D,ch}$ starting from $V_{\rm D} = V_{\rm DST,lo}$ and the external delay capacitor $C_{\rm D}$.

For easy calculating the undervoltage reset delay time, a multiplier factor $F_{\rm d}$ = $t_{\rm d}$ / $C_{\rm D}$ is specified. Hence, $t_{\rm d}$ becomes:

$$t_{\rm d} = F_{\rm d} * C_{\rm D} . \tag{2}$$

For a precise calculation consider also the delay capacitor's tolerance.

Reset Reaction Time:

The total reset reaction rime $t_{\rm rr,total}$ considers the internal reaction time $t_{\rm rr,int}$ and the discharge time $t_{\rm rr,d}$ defined by the external delay capacitor $C_{\rm D}$ (see typical performance graph for details). Hence, the total reset reaction rime becomes:

$$t_{\rm rr,total} = t_{\rm rr,int} + t_{\rm rr,d} . \tag{3}$$

Reset Output "RO" Low for $V_Q \ge 1 \ V$:

In case of an undervoltage reset condition reset output "RO" is held "low" for $V_Q \ge 1$ V, even if the input voltage V_I is 0 V. This is achieved by supplying the reset circuit from the output capacitor.

Datasheet 7 Rev. 1.2, 2015-12-18



Reset Output "RO":

The Reset Output "RO" is an open collector output requiring an external pull-up resistor to a voltage rail $V_{\rm IO}$. As the maximum Reset Output Sink Current $I_{\rm RO,max}$ is limited, the minimum external pull-up resistor calculates:

$$R_{\text{RO,external,min}} = V_{\text{IO}} / I_{\text{RO,max}}.$$
 (4)




Figure 4 Block Diagram Reset Circuit




Figure 5 Timing Diagram Reset



Table 3 Electrical Characteristics Reset Function

 $V_{\rm I}$ = 13.5 V; -40 °C $\leq T_{\rm I} \leq$ 150 °C (unless otherwise specified)

| Pos. | Parameter Parameter | Symbol | L | imit Val | ues | Unit | Conditions | |
|--------|--|------------------------|--------------|----------|-----------|------------|--|--|
| | | Symbol | Min. | Тур. | Max. | | | |
| Pos. | | | Limit Values | | | Unit | Conditions / Remarks | |
| | | | Min. | Тур. | Max. | | | |
| Output | t Undervoltage Reset Comper | ator: | | | | | | |
| 3.3.1 | Output Undervoltage Reset Switching Threshold | V_{RT1} | 3.06 | 3.13 | 3.2 | V | $V_{ m l} \ge$ 4.4 V $V_{ m Q}$ decreasing | |
| 3.3.2 | _ | V_{RT2} | 2.5 | 2.9 | V_{RT1} | V | $V_{\rm I} = 0 \text{ V}$ $V_{\rm Q}$ decreasing | |
| 3.3.3 | Output Undervoltage Reset Headroom | V_{RH} | 100 | 130 | - | mV | Calculated Value: $V_{\rm Q,nom}$ - $V_{\rm RT}$ $V_{\rm I} \ge 4.4~{\rm V}$ | |
| Reset | Output RO: | 1 | Ш | 1 | 1 | II. | | |
| 3.3.4 | Reset Output Low Voltage | $V_{RO,low}$ | _ | 0.2 | 0.4 | V | $ \begin{array}{c} 1 \text{ V} \leq V_{\text{Q}} \leq V_{\text{RT}} ; \\ I_{\text{RO}} = 0.3 \text{ mA} \end{array} $ | |
| 3.3.5 | Reset Output Sink Current Limitation | $I_{RO,max}$ | 0.3 | _ | _ | mA | $ \begin{array}{l} 1 \; V \leq V_{Q} < V_{RT} ; \\ V_{RO} = 3.3 V \end{array} $ | |
| 3.3.6 | Reset Output External Pull-up Resistor to $V_{\rm Q}$ | R_{RO} | 3.3 | _ | - | kΩ | $V_{\rm RO} \leq$ 0.4 V at reset condition | |
| 3.3.7 | Reset Output Leakage Current | $I_{RO,leak}$ | _ | 0 | 2 | μΑ | V_{RO} = 5 V | |
| Reset | Delay Timing: | 1 | • | | | ' | | |
| 3.3.8 | Upper Delay Switching Threshold | $V_{ m DST,hi}$ | _ | 1.8 | _ | V | _ | |
| 3.3.9 | Lower Delay Switching Threshold | $V_{DST,lo}$ | - | 0.6 | - | V | - | |
| 3.3.10 | Delay Capacitor Charge Current | $I_{D,ch}$ | - | 6 | - | μΑ | $V_{D} = 1 \; V$ | |
| 3.3.11 | Delay Capacitor Reset Discharge Current | $I_{\mathrm{DR,dsch}}$ | _ | 70 | - | mA | <i>V</i> _D = 1 V | |
| 3.3.12 | Undervoltage Reset Delay Time Factor $F_{\rm d} = t_{\rm d} / C_{\rm D}$ | F_{d} | 0.13 | 0.20 | 0.27 | ms / nF | Calculated Value: $F_{\rm d} = (V_{\rm DST,hi} - V_{\rm DST,lo}) / I_{\rm D,ch} \\ C_{\rm D} \ge 10 {\rm nF}^{-1)}$ | |
| 3.3.13 | Power-on Reset Delay Time Factor $F_{d,PWR-ON} = t_{d,PWR-ON} / C_D$ | $F_{\sf d,PWR-ON}$ | 0.21 | 0.30 | 0.39 | ms / nF | Calculated Value: $F_{\rm d} = V_{\rm DST,hi} / I_{\rm D,ch}$ $C_{\rm D} \ge 10 \ {\rm nF}^{1)}$ | |
| 3.3.14 | Delay Capacitor Discharge Time | $t_{\rm rr,d}$ | _ | 0.7 | 2 | μs | Calculated Value: $t_{\rm rr,d} = C_{\rm D}^* (V_{\rm DST,hi} - V_{\rm DST,lo}) / I_{\rm D,dsc}$ $C_{\rm D} = 47 \ \rm nF$ | |
| 3.3.15 | Internal Reset Reaction Time | $t_{ m rr,int}$ | _ | 2 | 6.5 | μs | $C_{\rm D} = 0 \text{ nF}^{2}$ | |

¹⁾ For lower values of $C_{\rm D}$, the accuracy given is not guaranteed; see typ. performance graph for details.

²⁾ Parameter not subject to production test; specified by design.



Package Outlines

4 Package Outlines




Figure 6 PG-TO252-5-11 Package Outline and Footprint




Figure 7 PG-TO263-5-1 Package Outline and Footprint

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pbfree finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Find more package information on the Infineon Internet Page: http://www.infineon.com/packages.



Revision History

5 Revision History

| Revision | Date | Changes |
|----------|------------|--|
| 1.2 | 2015-12-18 | Page 7 update on formula 1 and 2. Page 9 update on 3.3.13 formula in conditions column |
| 1.1 | 2015-01-15 | Parameter 2.1.14 MSL Min. value changed from 3 to 1. |
| 1.0 | 2006-09-22 | |

Datasheet 11 Rev. 1.2, 2015-12-18

Edition 2015-12-18

Published by Infineon Technologies AG, 81726 Munich, Germany
© Infineon Technologies AG 2006.
All Rights Reserved.

Attention please!

The information given in this data sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.