

PSoC™ 4 MCU: PSoC™ 4100S Max

Based on Arm® Cortex®-M0+ CPU

General description

PSoC™ 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0+ CPU. It combines programmable and reconfigurable analog and digital blocks. PSoC™ 4100S Max is a member of the PSoC™ 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive sensing system with best-in-class performance, programmable general-purpose continuous-time analog blocks, and programmable connectivity. PSoC™ 4100S Max products are compatible with members of the PSoC™ 4 platform for new applications and design needs.

Features

- 32-bit MCU subsystem
 - 48-MHz Arm® Cortex®-M0+ CPU with single-cycle multiply
 - Up to 384 KB of flash with Read Accelerator
 - Up to 32 KB of SRAM
 - 16-channel DMA engine
- Programmable analog
 - Two opamps with reconfigurable high-drive external and high-bandwidth internal drive and Comparator modes and ADC input buffering capability. Opamps can operate in Deep Sleep low-power mode.
 - 12-bit 1-Msps SAR ADC with differential and single-ended modes, and Channel Sequencer with signal averaging
 - Temperature sensor built into SAR ADC
 - Two low-power comparators that operate in Deep Sleep low-power mode
- Programmable digital
 - Programmable Smart I/O logic blocks allowing Boolean operations to be performed on port inputs and outputs
- Low-power 1.71-V to 5.5-V operation
 - Deep Sleep mode with operational analog and 3.7- μ A digital system current
- Capacitive sensing
 - Multi-sensing converter (MSC) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and liquid tolerance for capacitive sensing
 - Infineon-supplied software middleware makes capacitive sensing design easy
 - Automatic hardware tuning (SmartSense)
 - Two MSC converters are provided
 - Autonomous channel scanning without CPU assistance
- LCD Drive capability
 - LCD segment drive capability on GPIOs
- I2S
 - I2S master transmitter
- Cryptographic block
 - AES, SHA, TRNG, PRNG, and CRC functions
- Serial communication
 - CAN FD
 - Five independent run-time reconfigurable serial communication blocks (SCBs) with re-configurable I²C, SPI, or UART functionality. High-speed I2C support is provided.

Features

- Timing and pulse-width modulation
 - Eight 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
 - Center-aligned, Edge, and Pseudo-random modes
 - Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications
 - Quadrature decoder
- Clock sources
 - 4 to 33 MHz external crystal oscillator (ECO)
 - PLL to generate 48-MHz frequency
 - 32-kHz watch crystal oscillator (WCO)
 - $\pm 2\%$ internal main oscillator (IMO)
 - 40-kHz internal low-power oscillator (ILO)
- Up to 84 programmable GPIO pins
 - 100-pin TQFP (0.5-mm pitch), 64-pin TQFP (0.5-mm pitch), and 48-pin TQFP (0.5-mm) packages
 - GPIO pins can have sensing, analog, or digital functionality
- ModusToolbox™ software
 - Comprehensive collection of multi-platform tools and software libraries
 - Includes board support packages (BSPs), peripheral driver library (PDL), and middleware such as CAPSENSE™
- Industry-standard tool compatibility
 - After configuration, development can be done with Arm®-based industry-standard development tools

Table of contents

General description	1
Features	1
Table of contents	3
1 Development ecosystem	5
1.1 PSoC™ 4 MCU resources	5
1.2 ModusToolbox™ software	6
Block diagram	7
2 Functional definition	8
2.1 CPU and memory subsystem	8
2.1.1 CPU	8
2.1.2 Cryptographic accelerator.....	8
2.1.3 Flash	8
2.1.4 SRAM.....	8
2.1.5 SROM	8
2.2 System resources.....	8
2.2.1 Power system.....	8
2.2.2 Clock system	8
2.2.3 IMO clock source	9
2.2.4 ILO clock source	9
2.2.5 Watch crystal oscillator (WCO)	9
2.2.6 External crystal oscillators (ECO)	9
2.2.7 Watchdog timer and counters.....	9
2.2.8 Reset.....	9
2.3 Analog blocks	10
2.3.1 12-bit SAR ADC	10
2.3.2 Opamps (continuous-time block; CTB)	10
2.3.3 Low-power comparators (LPC)	10
2.3.4 Analog multiplexed buses	11
2.4 Programmable digital blocks.....	11
2.4.1 Smart I/O block	11
2.5 Fixed function digital blocks	11
2.5.1 Timer/Counter/PWM (TCPWM) block.....	11
2.5.2 Serial Communication Block (SCB).....	11
2.6 GPIO	12
2.7 Special function peripherals	12
2.7.1 CAPSENSE™ sensing	12
2.7.2 LCD segment drive	13
2.7.3 CAN FD	13
2.7.4 I2S Master	13
3 Pinouts	14
3.1 Alternate pin functions	16
4 Power	24
4.1 Mode 1: 2.0 V to 5.5 V external supply	24
4.2 Mode 2: 1.8 V ±5% external supply	24
5 Electrical specifications	26
5.1 Absolute maximum ratings	26
5.2 Device-level specifications	26
5.2.1 GPIO	28
5.2.2 XRES	29
5.3 Analog peripherals.....	30
5.3.1 CTBm opamp	30

Table of contents

5.3.2 Comparator	34
5.3.3 Temperature sensor	35
5.3.4 SAR ADC	35
5.3.5 CAPSENSE™ block (MSC)	36
5.4 Digital peripherals.....	37
5.4.1 Timer Counter Pulse-width Modulator (TCPWM)	37
5.4.2 I ² C	38
5.4.3 SPI	38
5.4.4 UART	39
5.4.5 LCD direct drive.....	39
5.5 Memory.....	40
5.6 System resources.....	41
5.6.1 Power-on reset (POR)	41
5.6.2 SWD Interface	41
5.6.3 Internal main oscillator	42
5.6.4 Internal low-speed oscillator	43
5.6.5 Watch crystal oscillator (WCO)	43
5.6.6 External clock.....	43
5.6.7 External crystal oscillator and PLL.....	44
5.6.8 System clock	44
5.6.9 Smart I/O	45
6 Ordering information	46
7 Packaging	49
7.1 Package diagrams.....	50
8 Acronyms	52
9 Document conventions.....	56
9.1 Units of measure	56
10 Errata	57
10.1 Part numbers affected	57
10.2 PSoC™ 4100S Max qualification status	57
10.3 PSoC™ 4100S Max errata summary.....	57
Revision history	58

1 Development ecosystem

1.1 PSoC™ 4 MCU resources

There is a wealth of data at www.infineon.com to help you select the right PSoC™ device and quickly and effectively integrate it into your design. The following is an abbreviated, hyperlinked list of resources for PSoC™ 4 MCU:

- **Overview:** [PSoC™ Portfolio](#), [PSoC™ Roadmap](#)
- **Product selectors:** [PSoC™ 4 MCU](#)
- **Application notes** cover a broad range of topics, from basic to advanced level, and include the following:
 - [AN79953](#): Getting Started With PSoC™ 4
 - [AN91184](#): PSoC™ 4 Bluetooth® LE - Designing Bluetooth® LE applications
 - [AN88619](#): PSoC™ 4 hardware design considerations
 - [AN73854](#): Introduction to bootloaders
 - [AN89610](#): Arm® Cortex® code optimization
 - [AN86233](#): PSoC™ 4 MCU power reduction techniques
 - [AN57821](#): Mixed signal circuit board layout
 - [AN85951](#): PSoC™ 4, PSoC™ 6 MCU and CAPSENSE™ design guide
 - [AN96475](#): Design Considerations for Electrical Fast Transient (EFT) Immunity of a CAPSENSE™ system
 - [AN80994](#): Design Considerations for Electrical Fast Transient (EFT) Immunity
- **Code examples** demonstrate product features and usage, and are also available on the [GitHub repositories](#).
- **Technical reference manuals (TRMs)** provide detailed descriptions of PSoC™ 4 MCU architecture and registers.
- **PSoC™ 4 MCU programming specification** provides the information necessary to program PSoC™ 4 MCU nonvolatile memory.
- **Development tools**
 - [ModusToolbox™ software](#) enables cross platform code development with a robust suite of tools and software libraries.
 - [CY8CKIT-041S-MAX PSoC™ 4100S Max](#) pioneer kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields.
 - [MiniProg4](#) and [MiniProg3](#) all-in-one development programmers and debuggers.
- **PSoC™ 4 MCU CAD libraries** provide footprint and schematic support for common tools. [IBIS models](#) are also available.
- **Training videos** are available on a wide range of topics including the [PSoC™ 4 MCU 101 series](#).
- **Infineon Developer Community** enables connection with fellow PSoC™ developers around the world, 24 hours a day, 7 days a week, and hosts a dedicated [PSoC™ 4 MCU Community](#).

1.2 ModusToolbox™ software

ModusToolbox™ software is a comprehensive collection of multi-platform tools and software libraries that enables an immersive development experience for creating converged MCU and wireless systems. It is:

- Comprehensive - it has the resources you need
- Flexible - you can use the resources in your own workflow
- Atomic - you can get just the resources you want

There is a large collection of code [repositories on GitHub](#), including:

- Board support packages (BSPs) aligned with Infineon kits
- Low-level resources, including a peripheral driver library (PDL)
- Middleware enabling industry-leading features such as CAPSENSE™
- An extensive set of thoroughly tested [code example applications](#)

ModusToolbox™ software is IDE-neutral and easily adaptable to your workflow and preferred development environment. It includes a project creator, peripheral and library configurators, a library manager, as well as the optional Eclipse IDE for ModusToolbox™, as [Figure 1](#) shows. For information on using Infineon tools, refer to the documentation delivered with ModusToolbox™ software, and [AN79953 - Getting started with PSoC™ 4](#).





Figure 1 ModusToolbox™ software tools

Block diagram

Block diagram



This device includes extensive support for programming, testing, debugging, and tracing both hardware and firmware. The Arm® Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The ModusToolbox™ software IDE provides fully integrated programming and debug support for this device. The SWD interface is fully compatible with industry-standard third-party tools. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-riden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, this device, with device security enabled, may not be returned for failure analysis. This is a trade-off it allows the customer to make.

2 Functional definition

2.1 CPU and memory subsystem

2.1.1 CPU

The Cortex®-M0+ CPU in PSoC™ 4100S Max is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU subsystem includes a 16-channel DMA engine and also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC™ 4100S Max has four breakpoint (address) comparators and two watchpoint (data) comparators.

2.1.2 Cryptographic accelerator

The Crypto accelerator block supports 128-bit AES, all SHA modes, True Random Number and Pseudo Random Number Generator function, and a CRC function. It incorporates a 512 byte instruction and operand storage buffer.

2.1.3 Flash

The PSoC™ 4100S Max device has a 384 KB flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

2.1.4 SRAM

32 KB of SRAM are provided with zero wait-state access at 48 MHz.

2.1.5 SROM

An 8-KB supervisory ROM that contains boot and configuration routines is provided.

2.2 System resources

2.2.1 Power system

The power system is described in detail in the section **“Power”** on page 24. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). operates with a single external supply over the range of either 1.8 V \pm 5% (externally regulated) or 2.0 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. PSoC™ 4100S Max provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 μ s. The opamps can remain operational in Deep Sleep mode.

2.2.2 Clock system

The PSoC™ 4100S Max clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC™ 4100S Max consists of the IMO, ILO, a 32-kHz Watch Crystal Oscillator (WCO), MHz ECO and PLL, and provision for an external clock. The WCO block allows locking the IMO to the 32-kHz oscillator.




Figure 2 MCU clocking architecture

The HFCLK signal can be divided down as shown to generate synchronous clocks for the analog and digital peripherals. There are 21 clock dividers for the PSoC™ 4100S Max (six with fractional divide capability, 15 with integer divide only). There are 15 16-bit dividers allowing a lot of flexibility in generating fine-grained frequencies. In addition, there are five 16-bit fractional dividers and one 24-bit fractional divider.

2.2.3 IMO clock source

The IMO is the primary source of internal clocking in the PSoC™ 4100S Max. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Infineon-provided calibration settings is $\pm 2\%$ over the entire voltage and temperature range.

2.2.4 ILO clock source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Infineon provides a software component, which does the calibration.

2.2.5 Watch crystal oscillator (WCO)

The PSoC™ 4100S Max clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications. The WCO block allows locking the IMO to the 32 kHz oscillator.

2.2.6 External crystal oscillators (ECO)

The PSoC™ 4100S Max also implements a 4 to 33 MHz crystal oscillator.

2.2.7 Watchdog timer and counters

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable. The Watchdog counters can be used to implement a Real-Time clock using the 32-kHz WCO.

2.2.8 Reset

PSoC™ 4100S Max can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

2.3 Analog blocks

2.3.1 12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.




Figure 3 SAR ADC

2.3.2 Opamps (continuous-time block; CTB)

PSoC™ 4100S Max has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering. The opamps can be used in Deep Sleep mode.

2.3.3 Low-power comparators (LPC)

PSoC™ 4100S Max has a pair of low-power comparators, which can also operate in low power modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

2.3.4 Analog multiplexed buses

PSoC™ 4100S Max has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources to connect to any pin on the I/O Ports.

2.4 Programmable digital blocks

2.4.1 Smart I/O block

The Smart I/O block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs. There are three Smart I/O blocks in the PSoC™ 4100S Max.

2.5 Fixed function digital blocks

2.5.1 Timer/Counter/PWM (TCPWM) block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. Each block also incorporates a Quadrature decoder. There are eight TCPWM blocks in PSoC™ 4100S Max.

2.5.2 Serial Communication Block (SCB)

PSoC™ 4100S Max has five serial communication blocks, which can be programmed to have SPI, I²C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 1000 kbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. In addition, the block supports HS I2C (3.4 Mbps) in Slave mode only. HS I2C is provided in one SCB block, SCB0. It also supports EZI2C that creates a mailbox address range in the memory of PSoC™ 4100S Max and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I²C peripheral is compatible with the I²C Standard-mode and Fast-mode devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

PSoC™ 4100S Max is not completely compliant with the I²C spec in the following respect:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

2.6 GPIO

PSoC™ 4100S Max has up to 84 GPIOs. The GPIO block implements the following:

- Eight drive modes:
 - Analog input mode (input and output buffers disabled)
 - Input only
 - Weak pull-up with strong pull-down
 - Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 5 and 6). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it.

2.7 Special function peripherals

2.7.1 CAPSENSE™ sensing

CAPSENSE™ is supported in PSoC™ 4100S Max via the MSC CAPSENSE™ block. There are two independent MSC blocks in the PSoC™ 4100S Max which can be used to scan sense inputs autonomously (without CPU sequencing and intervention) with support for DMA, or can operate via CPU firmware driven switch sequencing via the Analog Mux Busses that any GPIO pin can be connected to. CAPSENSE™ function can thus be provided on a pin or group of pins in a system via autonomous scanning or via firmware control.

The PSoC™ 4100S Max MSC block provides the following improvements over previous generation capacitive sensing blocks:

- Improved SNR based on the all new ratio-metric analog architecture and advanced hardware filtering to enable modern sleek user interface solutions with superior liquid tolerance, and robust and reliable touch HMI solution for harsh environments.
- Higher sensitivity to support smaller sensors, higher proximity detection range, and a much wider range of overlay thicknesses and materials.
- Autonomous (that is, CPU independent) channel sequencing and scanning for low power optimization.
- Improved shield drive method and support for wide range of shield electrode capacitance values for superior liquid tolerance.
- Higher sensor capacitance range to support easier layout and wider variety of sensors.
- Improved EMI performance
- The MSC block API is backwards compatible with the CSD block to preserve code compatibility.

A driver is provided for the CAPSENSE™ block to make it very easy for the user to use. Shield drive for water tolerance is provided.

The CAPSENSE™ blocks provide both Self as well as Mutual capacitance sensing. Shield drive can be either Active (with an Op Amp) or passive (less power, for shield loads less than 20 pF).

It is possible to synchronize the two MSC blocks to provide true synchronized and synchronous sampling so that the sensing operation can be extended to bigger displays and scan time reduced. Synchronization can extend to multiple chips to extend simultaneous sampling and increase the number of sensors.

2.7.2 LCD segment drive

PSoC™ 4100S Max has an LCD controller, which can drive up to 8 commons and up to 64 segments. Any pin can be either a common or a segment pin. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays.

2.7.3 CAN FD

The CAN FD block used in the PSoC™ 4100S Max is certified to be Bosch CAN standard compliant and operates at 5 Mbps. It incorporates a 4 KB receive and transmit buffer.

2.7.4 I2S Master

This is an I2S TX master interface. The interface supports transport of mono or stereo audio data, with sample sizes of 8-, 16-, or 24-bits, up to at least CD Red Book audio quality rates.

In addition to the I2S protocol, the hardware is configurable to also support the left justified audio format.

As an I2S TX master, this interface requires three or four GPIO signals to interface to an external audio DAC:

- I2S_CLK – external I2S host clock (input)
- SCK – serial data clock (output)
- SD – serial audio data (output)
- WS – serial word select (output)

When used with most audio DACs these GPIO are configured as LVTTTL drivers/receivers

3 Pinouts

Table 1 provides the pin list for PSoC™ 4100S Max for the 100-pin TQFP, 64-pin TQFP fine pitch (0.5-mm), and 48-pin TQFP packages.

Table 1 Pin List for PSoC 4100S Max

100-TQFP		64-TQFP		48-TQFP	
Pin	Name	Pin	Name	Pin	Name
63	P0.0	39	P0.0	28	P0.0
64	P0.1	40	P0.1	29	P0.1
65	P0.2	41	P0.2	30	P0.2
66	P0.3	42	P0.3	31	P0.3
67	P0.4	43	P0.4	32	P0.4
68	P0.5	44	P0.5	33	P0.5
69	P0.6	45	P0.6	34	P0.6
70	P0.7	46	P0.7	35	P0.7
71	P8.0	-	-	-	-
72	P8.1	-	-	-	-
73	P8.2	-	-	-	-
74	P8.3	-	-	-	-
75	XRES	47	XRES	36	XRES
76	VCCD	48	VCCD	37	VCCD
77	VSSD	49	VSSD	38	VSSD
78	VDDD	50	VDDD	39	VDDD
79	P9.0	-	-	-	-
80	P9.1	-	-	-	-
81	P9.2	-	-	-	-
82	P9.3	-	-	-	-
83	P5.0	51	P5.0	-	-
84	P5.1	52	P5.1	-	-
85	P5.2	53	P5.2	-	-
86	P5.3	54	P5.3	-	-
87	P5.4	-	-	-	-
88	P5.5	55	P5.5	-	-
91	VDDA	56	VDDA	40	VDDA
92	VSSA	57	VSSA	41	VSSA
93	P1.0	58	P1.0	42	P1.0
94	P1.1	59	P1.1	43	P1.1
95	P1.2	60	P1.2	44	P1.2
96	P1.3	61	P1.3	45	P1.3
97	P1.4	62	P1.4	46	P1.4
98	P1.5	63	P1.5	47	P1.5
99	P1.6	64	P1.6	48	P1.6
100	P1.7	1	P1.7	1	P1.7

100-TQFP		64-TQFP		48-TQFP	
Pin	Name	Pin	Name	Pin	Name
3	P2.1	3	P2.1	3	P2.1
4	P2.2	4	P2.2	4	P2.2
5	P2.3	5	P2.3	5	P2.3
6	P2.4	6	P2.4	6	P2.4
7	P2.5	7	P2.5	7	P2.5
8	P2.6	8	P2.6	8	P2.6
9	P2.7	9	P2.7	9	P2.7
10	VSSD	10	VSSD	10	VSSD
11	VDDD	-	-	-	-
12	P10.0	-	-	-	-
13	P10.1	-	-	-	-
14	P10.2	-	-	-	-
15	P10.3	-	-	-	-
16	P10.4	-	-	-	-
17	P10.5	-	-	-	-
18	P6.0	12	P6.0	-	-
19	P6.1	13	P6.1	-	-
20	P6.2	14	P6.2	-	-
21	P6.3	-	-	-	-
22	P6.4	15	P6.4	-	-
23	P12.0	-	-	-	-
24	P12.1	-	-	-	-
25	P6.5	16	P6.5	-	-
26	VSSD	17	VSSD	10	VSSD
27	P3.0	18	P3.0	12	P3.0
28	P3.1	19	P3.1	13	P3.1
29	P3.2	20	P3.2	14	P3.2
30	P3.3	21	P3.3	16	P3.3
31	P3.4	22	P3.4	17	P3.4
32	P3.5	23	P3.5	18	P3.5
33	P3.6	24	P3.6	19	P3.6
34	P3.7	25	P3.7	20	P3.7
35	VDDD	26	VDDD	21	VDDD
36	P11.0	-	-	-	-
37	P11.1	-	-	-	-
38	P11.2	-	-	-	-

Pinouts

Table 1 Pin List for PSoC 4100S Max (continued)

100-TQFP		64-TQFP		48-TQFP		100-TQFP		64-TQFP		48-TQFP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
2	P2.0	2	P2.0	2	P2.0	39	P11.3	-	-	-	-
40	P11.4	-	-	-	-	51	VSSD	-	-	-	-
41	P11.5	-	-	-	-	53	P5.6	35	P5.6	-	-
42	VDDD	26	VDDD	21	VDDD	54	P5.7	36	P5.7	-	-
43	P4.0	27	P4.0	22	P4.0	55	P7.0	37	P7.0	26	P7.0
44	P4.1	28	P4.1	23	P4.1	56	P7.1	38	P7.1	27	P7.1
45	P4.2	29	P4.2	24	P4.2	57	P7.2	-	-	-	-
46	P4.3	30	P4.3	25	P4.3	58	P7.3	-	-	-	-
47	P4.4	31	P4.4	-	-	59	P7.4	-	-	-	-
48	P4.5	32	P4.5	-	-	60	P7.5	-	-	-	-
49	P4.6	33	P4.6	-	-	61	P7.6	-	-	-	-
50	P4.7	34	P4.7	-	-	62	P7.7	-	-	-	-

Note

- Pin 11 is No-Connect (NC) on the 48-pin TQFP and 64-TQFP package. Pins 1, 52, 89, and 90 are NC on the 100-pin TQFP package.

Descriptions of the power pins are as follows:

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

GPIOs by package:

Number	100-TQFP	64-TQFP	48-TQFP
GPIO	84	54	38

3.1 Alternate pin functions

Each port pin has multiple alternate functions. These are defined in **Table 2**. The columns ACT #x and DS #y denote Active and Deep Sleep mode signals respectively.

The notation for a signal is of the form “IPName[x].signal_name[u]:y”, where:

IPName = Name of the block (such as tcpwm).

x = Unique instance of the IP.

Signal_name = Name of the signal.

u = Signal number where there is more than one signal for a particular signal name.

y = Designates copies of the signal name.

For example, the name “tcpwm[0].line_compl[3]:4” indicates that this is instance 0 of a TCPWM block, the signal is “line_compl # 3 (complement of the line output)”, and this is the fourth occurrence (copy) of the signal.

Signal copies are provided to allow flexibility in routing and to maximize use of on-chip resources.

Table 2 Pin alternate function table for PSoC™ 4100S Max

Name	ACT #0	ACT #1	ACT #2	DS #0	DS #1	DS #2	DS #3
P0.0	-	tcpwm.tr_in[0]	scb[2].uart_cts:0	lcd.com[0]	lcd.seg[0]	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	-	tcpwm.tr_in[1]	scb[2].uart_rts:0	lcd.com[1]	lcd.seg[1]	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	-	-	canfd_rx[0]:1	lcd.com[2]	lcd.seg[2]	-	scb[0].spi_select3:0
P0.3	-	-	canfd_tx[0]:1	lcd.com[3]:0	lcd.seg[3]	-	scb[2].spi_select0:1
P0.4	-	scb[1].uart_rx:0	scb[2].uart_rx:0	lcd.com[4]	lcd.seg[4]	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	-	scb[1].uart_tx:0	scb[2].uart_tx:0	lcd.com[5]	lcd.seg[5]	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6	ext_clk	scb[1].uart_cts:0	scb[2].uart_tx:1	lcd.com[6]	lcd.seg[6]	-	scb[1].spi_clk:1
P0.7	tcpwm.line[0]:3	scb[1].uart_rts:0	-	lcd.com[7]	lcd.seg[7]	-	scb[1].spi_select0:1
P8.0	tcpwm.line[4]:4	scb[4].uart_rx:2	i2s.clk_if:3	lcd.com[0]:1	lcd.seg[0]:1	scb[4].i2c_scl:1	scb[3].spi_mosi:2
P8.1	tcpwm.line_compl[4]:4	scb[4].uart_tx:2	i2s.tx_sck:3	lcd.com[1]:1	lcd.seg[1]:1	scb[4].i2c_sda:1	scb[3].spi_miso:2
P8.2	tcpwm.line[5]:4	scb[4].uart_cts:2	i2s.tx_ws:3	lcd.com[2]:1	lcd.seg[2]:1	lpcomp.comp[0]:3	scb[3].spi_clk:2
P8.3	tcpwm.line_compl[5]:4	scb[4].uart_rts:2	i2s.tx_sdo:3	lcd.com[3]:1	lcd.seg[3]:1	lpcomp.comp[1]:3	scb[3].spi_select0:2
P9.0	tcpwm.line[0]:4	scb[0].uart_rx:2	canfd_rx[0]:2	lcd.com[8]:1	lcd.seg[8]:1	scb[0].i2c_scl:2	scb[0].spi_mosi:2
P9.1	tcpwm.line_compl[0]:3	scb[0].uart_tx:2	canfd_tx[0]:2	lcd.com[9]:1	lcd.seg[9]:1	scb[0].i2c_sda:2	scb[0].spi_miso:2
P9.2	tcpwm.line[1]:3	scb[0].uart_cts:2	-	lcd.com[10]:1	lcd.seg[10]:1	-	scb[0].spi_clk:2
P9.3	tcpwm.line_compl[1]:3	scb[0].uart_rts:2	-	lcd.com[11]:1	lcd.seg[11]:1	-	scb[0].spi_select0:2



Table 2 Pin alternate function table for PSoC™ 4100S Max (continued)

Name	ACT #0	ACT #1	ACT #2	DS #0	DS #1	DS #2	DS #3
P5.0	tcpwm.line[4]:2	-	scb[2].uart_rx:1	lcd.com[40]	lcd.seg[40]	scb[2].i2c_scl:1	scb[2].spi_mosi:0
P5.1	tcpwm.line_compl[4]:2	-	scb[2].uart_tx:2	lcd.com[41]	lcd.seg[41]	scb[2].i2c_sda:1	scb[2].spi_miso:0
P5.2	tcpwm.line[5]:2	-	scb[2].uart_cts:1	lcd.com[42]	lcd.seg[42]	lpcomp.comp[0]:2	scb[2].spi_clk:0
P5.3	tcpwm.line_compl[5]:2	-	scb[2].uart_rts:1	lcd.com[43]	lcd.seg[43]	lpcomp.comp[1]:0	scb[2].spi_select0:0
P5.4	tcpwm.line[6]:2	-	-	lcd.com[44]	lcd.seg[44]	-	scb[2].spi_select1:0
P5.5	tcpwm.line_compl[6]:2	-	-	lcd.com[45]	lcd.seg[45]	-	scb[2].spi_select2:0
P1.0	tcpwm.line[2]:1	scb[0].uart_rx:1	-	lcd.com[8]	lcd.seg[8]	scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	tcpwm.line_compl[2]:1	scb[0].uart_tx:1	-	lcd.com[9]	lcd.seg[9]	scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]	lcd.com[10]	lcd.seg[10]	scb[2].i2c_scl:2	scb[0].spi_clk:1
P1.3	tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]	lcd.com[11]	lcd.seg[11]	scb[2].i2c_sda:2	scb[0].spi_select0:1
P1.4	tcpwm.line[6]:1	-	-	lcd.com[12]	lcd.seg[12]	scb[3].i2c_scl:0	scb[0].spi_select1:1
P1.5	tcpwm.line_compl[6]:1	-	-	lcd.com[13]	lcd.seg[13]	scb[3].i2c_sda:0	scb[0].spi_select2:1
P1.6	tcpwm.line[7]:1	-	-	lcd.com[14]	lcd.seg[14]	-	scb[0].spi_select3:1
P1.7	tcpwm.line_compl[7]:1	-	-	lcd.com[15]	lcd.seg[15]	-	scb[2].spi_clk:1
P2.0	tcpwm.line[4]:0	-	tcpwm.tr_in[4]	lcd.com[16]	lcd.seg[16]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	tcpwm.line_compl[4]:0	-	tcpwm.tr_in[5]	lcd.com[17]	lcd.seg[17]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	tcpwm.line[5]:1	-	-	lcd.com[18]	lcd.seg[18]	-	scb[1].spi_clk:2
P2.3	tcpwm.line_compl[5]:1	-	-	lcd.com[19]	lcd.seg[19]	-	scb[1].spi_select0:2
P2.4	tcpwm.line[0]:1	scb[3].uart_rx:1	i2s.tx_sck:1	lcd.com[20]	lcd.seg[20]	-	scb[1].spi_select1:1
P2.5	tcpwm.line_compl[0]:1	scb[3].uart_tx:1	i2s.tx_ws:1	lcd.com[21]	lcd.seg[21]	-	scb[1].spi_select2:1
P2.6	tcpwm.line[1]:1	scb[3].uart_cts:1	i2s.tx_sdo:1	lcd.com[22]	lcd.seg[22]	-	scb[1].spi_select3:1
P2.7	tcpwm.line_compl[1]:1	scb[3].uart_rts:1	i2s.clk_if:1	lcd.com[23]	lcd.seg[23]	lpcomp.comp[0]:0	scb[2].spi_mosi:1
P10.0	tcpwm.line[7]:3	-	scb[2].uart_rx:2	lcd.com[16]:1	lcd.seg[16]:1	scb[2].i2c_scl:3	scb[2].spi_mosi:2
P10.1	tcpwm.line_compl[7]:3	-	scb[2].uart_tx:3	lcd.com[17]:1	lcd.seg[17]:1	scb[2].i2c_sda:3	scb[2].spi_miso:2



Table 2 Pin alternate function table for PSoC™ 4100S Max (continued)

Name	ACT #0	ACT #1	ACT #2	DS #0	DS #1	DS #2	DS #3
P10.2	tcpwm.line[2]:3	-	scb[2].uart_cts:2	lcd.com[18]:1	lcd.seg[18]:1	-	scb[2].spi_clk:2
P10.3	tcpwm.line_compl[2]:3	-	scb[2].uart_rts:2	lcd.com[19]:1	lcd.seg[19]:1	-	scb[2].spi_select0:2
P10.4	tcpwm.line[3]:3	-	canfd_rx[0]:3	lcd.com[20]:1	lcd.seg[20]:1	-	scb[2].spi_select1:1
P10.5	tcpwm.line_compl[3]:3	-	canfd_tx[0]:3	lcd.com[21]:1	lcd.seg[21]:1	-	scb[2].spi_select2:1
P6.0	tcpwm.line[4]:1	scb[3].uart_rx:0	-	lcd.com[48]	lcd.seg[48]	scb[3].i2c_scl:1	scb[3].spi_mosi:0
P6.1	tcpwm.line_compl[4]:1	scb[3].uart_tx:0	canfd_rx[0]:0	lcd.com[49]	lcd.seg[49]	scb[3].i2c_sda:1	scb[3].spi_miso:0
P6.2	tcpwm.line[5]:0	scb[3].uart_cts:0	canfd_tx[0]:0	lcd.com[50]	lcd.seg[50]	-	scb[3].spi_clk:0
P6.3	tcpwm.line_compl[5]:0	scb[3].uart_rts:0	-	lcd.com[51]	lcd.seg[51]	-	scb[3].spi_select0:0
P6.4	tcpwm.line[6]:0	-	-	lcd.com[52]	lcd.seg[52]	scb[4].i2c_scl	scb[3].spi_select1:0
P12.0	tcpwm.line[7]:2	-	-	lcd.com[62]:0	lcd.seg[62]:0	scb[1].i2c_scl:3	scb[3].spi_select3:0
P12.1	tcpwm.line_compl[7]:2	-	-	lcd.com[63]:0	lcd.seg[63]:0	scb[1].i2c_sda:3	
P6.5	tcpwm.line_compl[6]:0	-	-	lcd.com[53]	lcd.seg[53]	scb[4].i2c_sda	scb[3].spi_select2:0
P3.0	tcpwm.line[0]:0	scb[1].uart_rx:1	i2s.clk_if:0	lcd.com[24]	lcd.seg[24]	scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1	tcpwm.line_compl[0]:0	scb[1].uart_tx:1	-	lcd.com[25]	lcd.seg[25]	scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2	tcpwm.line[1]:0	scb[1].uart_cts:1	-	lcd.com[26]	lcd.seg[26]	swd_data:0	scb[1].spi_clk:0
P3.3	tcpwm.line_compl[1]:0	scb[1].uart_rts:1	-	lcd.com[27]	lcd.seg[27]	swd_clk:0	scb[1].spi_select0:0
P3.4	tcpwm.line[2]:0	-	tcpwm.tr_in[6]	lcd.com[28]	lcd.seg[28]	-	scb[1].spi_select1:0
P3.5	tcpwm.line_compl[2]:0	-	i2s.tx_sck:0	lcd.com[29]	lcd.seg[29]	-	scb[1].spi_select2:0
P3.6	tcpwm.line[3]:0	-	i2s.tx_sdo:0	lcd.com[30]	lcd.seg[30]	scb[4].spi_select3	scb[1].spi_select3:0
P3.7	tcpwm.line_compl[3]:0	-	i2s.tx_ws:0	lcd.com[31]	lcd.seg[31]	lpcomp.comp[1]:1	scb[2].spi_miso:1
P11.0	tcpwm.line[4]:3	scb[4].uart_rx:1	-	lcd.com[24]:1	lcd.seg[24]:1	scb[4].spi_mosi:1	scb[1].spi_mosi:3
P11.1	tcpwm.line_compl[4]:3	scb[4].uart_tx:1	-	lcd.com[25]:1	lcd.seg[25]:1	scb[4].spi_miso:1	scb[1].spi_miso:3
P11.2	tcpwm.line[5]:3	scb[4].uart_cts:1	-	lcd.com[26]:1	lcd.seg[26]:1	scb[4].spi_clk:1	scb[1].spi_clk:3
P11.3	tcpwm.line_compl[5]:3	scb[4].uart_rts:1	-	lcd.com[27]:1	lcd.seg[27]:1	scb[4].spi_select0:1	scb[1].spi_select0:3
P11.4	tcpwm.line[6]:3	-	-	lcd.com[28]:1	lcd.seg[28]:1	scb[4].spi_select1:1	scb[1].spi_select1:2
P11.5	tcpwm.line_compl[6]:3	-	-	lcd.com[29]:1	lcd.seg[29]:1	scb[4].spi_select2:1	scb[1].spi_select2:2
P4.0	-	scb[0].uart_rx:0	-	lcd.com[32]	lcd.seg[32]	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	-	scb[0].uart_tx:0	-	lcd.com[33]	lcd.seg[33]	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	-	scb[0].uart_cts:0	-	lcd.com[34]	lcd.seg[34]	lpcomp.comp[0]:1	scb[0].spi_clk:0
P4.3	-	scb[0].uart_rts:0	-	lcd.com[35]	lcd.seg[35]	lpcomp.comp[1]:2	scb[0].spi_select0:0

Table 2 Pin alternate function table for PSoC™ 4100S Max (continued)

Name	ACT #0	ACT #1	ACT #2	DS #0	DS #1	DS #2	DS #3
P4.4	-	scb[4].uart_rx	-	lcd.com[36]	lcd.seg[36]	scb[4].spi_mosi	scb[0].spi_select1:2
P4.5	-	scb[4].uart_tx	-	lcd.com[37]	lcd.seg[37]	scb[4].spi_miso	scb[0].spi_select2:2
P4.6	tcpwm.line[6]:4	scb[4].uart_cts	-	lcd.com[38]	lcd.seg[38]	scb[4].spi_clk	scb[0].spi_select3:2
P4.7	tcpwm.line_compl[6]:4	scb[4].uart_rts	-	lcd.com[39]	lcd.seg[39]	scb[4].spi_select0	scb[3].spi_select2:1
P5.6	tcpwm.line[7]:0	-	-	lcd.com[46]	lcd.seg[46]	scb[4].spi_select1	scb[2].spi_select3:0
P5.7	tcpwm.line_compl[7]:0	-	-	lcd.com[47]	lcd.seg[47]	scb[4].spi_select2	scb[3].spi_select1:1
P7.0	tcpwm.line[0]:2	scb[3].uart_rx:2	-	lcd.com[54]:0	lcd.seg[54]	scb[3].i2c_scl:2	scb[3].spi_mosi:1
P7.1	tcpwm.line_compl[0]:2	scb[3].uart_tx:2	-	lcd.com[55]:0	lcd.seg[55]	scb[3].i2c_sda:2	scb[3].spi_miso:1
P7.2	tcpwm.line[1]:2	scb[3].uart_cts:2	-	lcd.com[56]:0	lcd.seg[56]	-	scb[3].spi_clk:1
P7.3	tcpwm.line_compl[1]:2	scb[3].uart_rts:2	i2s.clk_if:2	lcd.com[57]:0	lcd.seg[57]	-	scb[3].spi_select2:2
P7.4	tcpwm.line[2]:2	-	i2s.tx_sck:2	lcd.com[58]:0	lcd.seg[58]	-	scb[3].spi_select0:1
P7.5	tcpwm.line_compl[2]:2	-	i2s.tx_sdo:2	lcd.com[59]:0	lcd.seg[59]:0	-	scb[3].spi_select1:2
P7.6	tcpwm.line[3]:2	-	i2s.tx_ws:2	lcd.com[60]:0	lcd.seg[60]:0	-	scb[3].spi_select3:1
P7.7	tcpwm.line_compl[3]:2	-	-	lcd.com[61]:0	lcd.seg[61]:0	-	-

Table 3 Analog and special functions

Name	Analog ^[2]	SMARTIO	MSC_SENSE	MSC_SHIELD	AMUXA	AMUXB
P0.0	lpcomp.in_p[0] msc[1].[4]	-	msc[1].sense:14	msc[1].shield:14	amuxbus_a_msc1	amuxbus_b_msc1
P0.1	lpcomp.in_n[0] msc[1].s_pad[5]	-	msc[1].sense:15	msc[1].shield:15	amuxbus_a_msc1	amuxbus_b_msc1
P0.2	lpcomp.in_p[1] msc[1].s_pad[6]	-	msc[1].sense:16	msc[1].shield:16	amuxbus_a_msc1	amuxbus_b_msc1
P0.3	lpcomp.in_n[1] msc[1].s_pad[7]	-	msc[1].sense:17	msc[1].shield:17	amuxbus_a_msc1	amuxbus_b_msc1
P0.4	wco.wco_in	-	msc[1].sense:18	msc[1].shield:18	amuxbus_a_msc1	amuxbus_b_msc1
P0.5	wco.wco_out	-	msc[1].sense:19	msc[1].shield:19	amuxbus_a_msc1	amuxbus_b_msc1
P0.6	exco.eco_in	-	msc[1].sense:20	msc[1].shield:20	amuxbus_a_msc1	amuxbus_b_msc1
P0.7	exco.eco_out	-	msc[1].sense:21	msc[1].shield:21	amuxbus_a_msc1	amuxbus_b_msc1
P8.0	-	-	msc[1].sense:22	msc[1].shield:22	amuxbus_a_msc1	amuxbus_b_msc1
P8.1	-	-	msc[1].sense:23	msc[1].shield:23	amuxbus_a_msc1	amuxbus_b_msc1
P8.2	-	-	msc[1].sense:24	msc[1].shield:24	amuxbus_a_msc1	amuxbus_b_msc1
P8.3	-	-	msc[1].sense:25	msc[1].shield:25	amuxbus_a_msc1	amuxbus_b_msc1
P9.0	msc[1].s_pad[8]	-	msc[1].sense:26	msc[1].shield:26	amuxbus_a_msc1	amuxbus_b_msc1
P9.1	msc[1].s_pad[9]	-	msc[1].sense:27	msc[1].shield:27	amuxbus_a_msc1	amuxbus_b_msc1
P9.2	msc[1].s_pad[10]	-	msc[1].sense:28	msc[1].shield:28	amuxbus_a_msc1	amuxbus_b_msc1
P9.3	msc[1].s_pad[11]	-	msc[1].sense:29	msc[1].shield:29	amuxbus_a_msc1	amuxbus_b_msc1
P5.0	msc[1].s_pad[12]	-	msc[1].sense:30	msc[1].shield:30	amuxbus_a_msc1	amuxbus_b_msc1
P5.1	msc[1].cmod1pad	-	msc[1].sense:31	msc[1].shield:31	amuxbus_a_msc1	amuxbus_b_msc1
P5.2	msc[1].cmod2pad	-	msc[1].sense:3	msc[1].shield:3	amuxbus_a_msc1	amuxbus_b_msc1
P5.3	msc[1].s_pad[13]	-	msc[1].sense:2	msc[1].shield:2	amuxbus_a_msc1	amuxbus_b_msc1
P5.4	msc[1].s_pad[14]	-	msc[1].sense:1	msc[1].shield:1	amuxbus_a_msc1	amuxbus_b_msc1
P5.5	msc[1].s_pad[15]	-	msc[1].sense:0	msc[1].shield:0	amuxbus_a_msc1	amuxbus_b_msc1
P1.0	ctb0_oa0+	smartio[2].io[0]	msc[0].sense:0	msc[0].shield:0	amuxbus_a_pass	amuxbus_b_pass

Note

2. All s_pad pins are CTRLMUX (control mux) pins.



Table 3 Analog and special functions (continued)

Name	Analog ^[2]	SMARTIO	MSC_SENSE	MSC_SHIELD	AMUXA	AMUXB
P1.1	ctb0_oa0-	smartio[2].io[1]	msc[0].sense:1	msc[0].shield:1	amuxbus_a_pass	amuxbus_b_pass
P1.2	ctb0_oa0_out	smartio[2].io[2]	msc[0].sense:2	msc[0].shield:2	amuxbus_a_pass	amuxbus_b_pass
P1.3	ctb0_oa1_out	smartio[2].io[3]	msc[0].sense:3	msc[0].shield:3	amuxbus_a_pass	amuxbus_b_pass
P1.4	ctb0_oa1-	smartio[2].io[4]	msc[0].sense:4	msc[0].shield:4	amuxbus_a_pass	amuxbus_b_pass
P1.5	ctb0_oa1+	smartio[2].io[5]	msc[0].sense:5	msc[0].shield:5	amuxbus_a_pass	amuxbus_b_pass
P1.6	ctb0_oa0+	smartio[2].io[6]	msc[0].sense:6	msc[0].shield:6	amuxbus_a_pass	amuxbus_b_pass
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1	smartio[2].io[7]	msc[0].sense:7	msc[0].shield:7	amuxbus_a_pass	amuxbus_b_pass
P2.0	sarmuxs[0]	smartio[0].io[0]	msc[0].sense:8	msc[0].shield:8	amuxbus_a_pass	amuxbus_b_pass
P2.1	sarmuxs[1]	smartio[0].io[1]	msc[0].sense:9	msc[0].shield:9	amuxbus_a_pass	amuxbus_b_pass
P2.2	sarmuxs[2]	smartio[0].io[2]	msc[0].sense:10	msc[0].shield:10	amuxbus_a_pass	amuxbus_b_pass
P2.3	sarmuxs[3]	smartio[0].io[3]	msc[0].sense:11	msc[0].shield:11	amuxbus_a_pass	amuxbus_b_pass
P2.4	sarmuxs[4]	smartio[0].io[4]	msc[0].sense:12	msc[0].shield:12	amuxbus_a_pass	amuxbus_b_pass
P2.5	sarmuxs[5]	smartio[0].io[5]	msc[0].sense:13	msc[0].shield:13	amuxbus_a_pass	amuxbus_b_pass
P2.6	sarmuxs[6]	smartio[0].io[6]	msc[0].sense:14	msc[0].shield:14	amuxbus_a_pass	amuxbus_b_pass
P2.7	sarmuxs[7]	smartio[0].io[7]	msc[0].sense:15	msc[0].shield:15	amuxbus_a_pass	amuxbus_b_pass
P10.0	-	-	msc[0].sense:16	msc[0].shield:16	amuxbus_a_msc0	amuxbus_b_msc0
P10.1	-	-	msc[0].sense:17	msc[0].shield:17	amuxbus_a_msc0	amuxbus_b_msc0
P10.2	-	-	msc[0].sense:18	msc[0].shield:18	amuxbus_a_msc0	amuxbus_b_msc0
P10.3	-	-	msc[0].sense:19	msc[0].shield:19	amuxbus_a_msc0	amuxbus_b_msc0
P10.4	-	-	msc[0].sense:20	msc[0].shield:20	amuxbus_a_msc0	amuxbus_b_msc0
P10.5	-	-	msc[0].sense:21	msc[0].shield:21	amuxbus_a_msc0	amuxbus_b_msc0
P6.0	-	-	msc[0].sense:22	msc[0].shield:22	amuxbus_a_msc0	amuxbus_b_msc0
P6.1	-	-	msc[0].sense:23	msc[0].shield:23	amuxbus_a_msc0	amuxbus_b_msc0
P6.2	-	-	msc[0].sense:24	msc[0].shield:24	amuxbus_a_msc0	amuxbus_b_msc0
P6.3	-	-	msc[0].sense:25	msc[0].shield:25	amuxbus_a_msc0	amuxbus_b_msc0
P6.4	-	-	msc[0].sense:26	msc[0].shield:26	amuxbus_a_msc0	amuxbus_b_msc0
P12.0	-	-	msc[0].sense:27	msc[0].shield:27	amuxbus_a_msc0	amuxbus_b_msc0



Table 3 Analog and special functions (continued)

Name	Analog ^[2]	SMARTIO	MSC_SENSE	MSC_SHIELD	AMUXA	AMUXB
P12.1	-	-	msc[0].sense:28	msc[0].shield:28	amuxbus_a_msc0	amuxbus_b_msc0
P6.5	msc[0].s_pad[0]	-	msc[0].sense:29	msc[0].shield:29	amuxbus_a_msc0	amuxbus_b_msc0
P3.0	msc[0].s_pad[1]	smartio[1].io[0]	msc[0].sense:30	msc[0].shield:30	amuxbus_a_msc0	amuxbus_b_msc0
P3.1	msc[0].s_pad[2]	smartio[1].io[1]	msc[0].sense:31	msc[0].shield:31	amuxbus_a_msc0	amuxbus_b_msc0
P3.2	-	smartio[1].io[2]	msc[0].sense:32	msc[0].shield:32	amuxbus_a_msc0	amuxbus_b_msc0
P3.3	-	smartio[1].io[3]	msc[0].sense:33	msc[0].shield:33	amuxbus_a_msc0	amuxbus_b_msc0
P3.4	msc[0].s_pad[3]	smartio[1].io[4]	msc[0].sense:34	msc[0].shield:34	amuxbus_a_msc0	amuxbus_b_msc0
P3.5	msc[0].s_pad[4]	smartio[1].io[5]	msc[0].sense:35	msc[0].shield:35	amuxbus_a_msc0	amuxbus_b_msc0
P3.6	msc[0].s_pad[5]	smartio[1].io[6]	msc[0].sense:36	msc[0].shield:36	amuxbus_a_msc0	amuxbus_b_msc0
P3.7	msc[0].s_pad[6]	smartio[1].io[7]	msc[0].sense:37	msc[0].shield:37	amuxbus_a_msc0	amuxbus_b_msc0
P11.0	msc[0].spad[7]	-	msc[0].sense:38	msc[0].shield:38	amuxbus_a_msc0	amuxbus_b_msc0
P11.1	msc[0].s_pad[8]	-	msc[0].sense:39	msc[0].shield:39	amuxbus_a_msc0	amuxbus_b_msc0
P11.2	msc[0].s_pad[9]	-	msc[0].sense:40	msc[0].shield:40	amuxbus_a_msc0	amuxbus_b_msc0
P11.3	msc[0].s_pad[10]	-	msc[0].sense:41	msc[0].shield:41	amuxbus_a_msc0	amuxbus_b_msc0
P11.4	msc[0].s_pad[11]	-	msc[0].sense:42	msc[0].shield:42	amuxbus_a_msc0	amuxbus_b_msc0
P11.5	-	-	msc[0].sense:43	msc[0].shield:43	amuxbus_a_msc0	amuxbus_b_msc0
P4.0	msc[0].cmod3pad	-	msc[0].sense:44	msc[0].shield:44	amuxbus_a_msc0	amuxbus_b_msc0
P4.1	msc[0].cmod4pad	-	msc[0].sense:45	msc[0].shield:45	amuxbus_a_msc0	amuxbus_b_msc0
P4.2	msc[0].cmod1pad	-	msc[0].sense:46	msc[0].shield:46	amuxbus_a_msc0	amuxbus_b_msc0
P4.3	msc[0].cmod2pad	-	msc[0].sense:47	msc[0].shield:47	amuxbus_a_msc0	amuxbus_b_msc0
P4.4	msc[0].s_pad[12]	-	msc[0].sense:48	msc[0].shield:48	amuxbus_a_msc0	amuxbus_b_msc0
P4.5	msc[0].s_pad[13]	-	msc[0].sense:49	msc[0].shield:49	amuxbus_a_msc0	amuxbus_b_msc0
P4.6	msc[0].s_pad[14]	-	msc[0].sense:50	msc[0].shield:50	amuxbus_a_msc0	amuxbus_b_msc0
P4.7	msc[0].s_pad[15]	-	msc[0].sense:51	msc[0].shield:51	amuxbus_a_msc0	amuxbus_b_msc0
P5.6	msc[1].s_pad[0]	-	msc[1].sense:4	msc[1].shield:4	amuxbus_a_msc1	amuxbus_b_msc1
P5.7	msc[1].s_pad[1]	-	msc[1].sense:5	msc[1].shield:5	amuxbus_a_msc1	amuxbus_b_msc1
P7.0	msc[1].cmod3pad	-	msc[1].sense:6	msc[1].shield:6	amuxbus_a_msc1	amuxbus_b_msc1
P7.1	msc[1].cmod4pad	-	msc[1].sense:7	msc[1].shield:7	amuxbus_a_msc1	amuxbus_b_msc1

Table 3 Analog and special functions *(continued)*

Name	Analog ^[2]	SMARTIO	MSC_SENSE	MSC_SHIELD	AMUXA	AMUXB
P7.2	-	-	msc[1].sense:8	msc[1].shield:8	amuxbus_a_msc1	amuxbus_b_msc1
P7.3	-	-	msc[1].sense:9	msc[1].shield:9	amuxbus_a_msc1	amuxbus_b_msc1
P7.4	-	-	msc[1].sense:10	msc[1].shield:10	amuxbus_a_msc1	amuxbus_b_msc1
P7.5	-	-	msc[1].sense:11	msc[1].shield:11	amuxbus_a_msc1	amuxbus_b_msc1
P7.6	msc[1].s_pad[2]	-	msc[1].sense:12	msc[1].shield:12	amuxbus_a_msc1	amuxbus_b_msc1
P7.7	msc[1].s_pad[3]	-	msc[1].sense:13	msc[1].shield:13	amuxbus_a_msc1	amuxbus_b_msc1

4 Power

Figure 4 shows the set of power supply pins as implemented for PSoC™ 4100S Max. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DDA} input.




Figure 4 Power supply connections

There are two distinct modes of operation. In Mode 1, the supply voltage range is 2.0 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V \pm 5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

4.1 Mode 1: 2.0 V to 5.5 V external supply

In this mode, PSoC™ 4100S Max is powered by an external power supply that can be anywhere in the range of 2.0 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 2.0 V. In this mode, the internal regulator of PSoC™ 4100S Max supplies the internal logic and its output is connected to the V_{CCD} pin. The V_{CCD} pin must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better) and must not be connected to anything else.

4.2 Mode 2: 1.8 V \pm 5% external supply

In this mode, PSoC™ 4100S Max is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Figure 5 shows an example of a bypass scheme.




Figure 5 External supply range from 2.0 V to 5.5 V with internal regulator active

5 Electrical specifications

5.1 Absolute maximum ratings

Table 4 Absolute maximum ratings^[3]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/ conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SS}	-0.5	-	6	V	-
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SS}	-0.5	-	1.95	V	-
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	-	V _{DD} +0.5	V	-
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	-	25	mA	-
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-	V	-
BID46	LU	Pin current for latch-up	-140	-	140	mA	-

5.2 Device-level specifications

All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ and $T_J \leq 125^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 5 DC specifications

Typical values measured at V_{DD} = 3.3 V and 25°C.

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/ conditions
SID53	V _{DD}	Power supply input voltage	2.0	-	5.5	V	Internally regulated supply
SID255	V _{DD}	Power supply input voltage (V _{CCD} = V _{DDD} = V _{DDA})	1.71	-	1.89	V	Internally unregulated supply
SID54	V _{CCD}	Output voltage (for core logic)	-	1.8	-	V	-
SID55	C _{EFC}	External regulator voltage bypass	-	0.1	-	μF	X5R ceramic or better
SID56	C _{EXC}	Power supply bypass capacitor	-	1	-	μF	X5R ceramic or better

Active Mode, V_{DD} = 1.8 V to 5.5 V. Typical values measured at V_{DD} = 3.3 V and 25°C.

SID10	I _{DD5}	Execute from flash; CPU at 6 MHz	-	2.1	-	mA	-
SID16	I _{DD8}	Execute from flash; CPU at 24 MHz	-	5.8	-	mA	-

Note

- Usage above the absolute maximum conditions listed in [Table 4](#) may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

Electrical specifications

Table 5 DC specifications (continued)

Typical values measured at $V_{DD} = 3.3\text{ V}$ and 25°C .

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID19	I_{DD11}	Execute from flash; CPU at 48 MHz	-	11.2	-	mA	-
Sleep Mode, $V_{DDD} = 2.0\text{ V to }5.5\text{ V}$ (Regulator on)							
SID22	I_{DD17}	I^2C wakeup WDT, and Comparators on	-	1.8	2.4	mA	6 MHz
SID25	I_{DD20}	I^2C wakeup, WDT, and Comparators on	-	2.3	3.0	mA	12 MHz
Sleep Mode, $V_{DDD} = 1.71\text{ V to }1.89\text{ V}$ (Regulator bypassed)							
SID28	I_{DD23}	I^2C wakeup, WDT, and Comparators on	-	1.8	2.4	mA	6 MHz
SID28A	I_{DD23A}	I^2C wakeup, WDT, and Comparators on	-	2.3	3.0	mA	12 MHz
Deep Sleep Mode, $V_{DD} = 2.0\text{ V to }3.6\text{ V}$ (Regulator on)							
SID30	I_{DD25}	I^2C wakeup and WDT on; $T = -40^\circ\text{C to }60^\circ\text{C}$	-	3.7	40	μA	$T = -40^\circ\text{C to }60^\circ\text{C}$
SID31	I_{DD26}	I^2C wakeup and WDT on	-	3.7	125	μA	Max is at 3.6 V and 85°C
Deep Sleep Mode, $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ (Regulator on)							
SID33	I_{DD28}	I^2C wakeup and WDT on; $T = -40^\circ\text{C to }60^\circ\text{C}$	-	3.7	40	μA	$T = -40^\circ\text{C to }60^\circ\text{C}$
SID34	I_{DD29}	I^2C wakeup and WDT on	-	3.7	148	μA	Max is at 5.5 V and 85°C
Deep Sleep Mode, $V_{DD} = V_{CCD} = 1.71\text{ V to }1.89\text{ V}$ (Regulator bypassed)							
SID36	I_{DD31}	I^2C wakeup and WDT on; $T = -40^\circ\text{C to }60^\circ\text{C}$	-	2.5	60	μA	$T = -40^\circ\text{C to }60^\circ\text{C}$
SID37	I_{DD32}	I^2C wakeup and WDT on	-	3.2	180	μA	Max is at 1.89 V and 85°C
XRES Current							
SID307	I_{DD_XR}	Supply current while XRES asserted	-	2	5	mA	-

Table 6 AC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID48	F_{CPU}	CPU frequency	DC	-	48	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 ^[4]	T_{SLEEP}	Wakeup from Sleep mode	-	0	-	μs	-
SID50 ^[4]	$T_{DEEPSLEEP}$	Wakeup from Deep Sleep mode	-	35	-	μs	-

Note

4. Guaranteed by characterization.

Electrical specifications

5.2.1 GPIO

Table 7 GPIO DC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID57	$V_{IH}^{[5]}$	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS Input
SID58	V_{IL}	Input voltage low threshold	-	-	$0.3 \times V_{DDD}$	V	CMOS Input
SID241	$V_{IH}^{[5]}$	LVTTL input, $V_{DDD} < 2.7 V$	$0.7 \times V_{DDD}$	-	-	V	-
SID242	V_{IL}	LVTTL input, $V_{DDD} < 2.7 V$	-	-	$0.3 \times V_{DDD}$	V	-
SID243	$V_{IH}^{[5]}$	LVTTL input, $V_{DDD} \geq 2.7 V$	2.0	-	-	V	-
SID244	V_{IL}	LVTTL input, $V_{DDD} \geq 2.7 V$	-	-	0.8	V	-
SID59	V_{OH}	Output voltage high level	$V_{DDD} - 0.6$	-	-	V	$I_{OH} = 4 mA$ at $3 V_{DDD}$
SID60	V_{OH}	Output voltage high level	$V_{DDD} - 0.5$	-	-	V	$I_{OH} = 1 mA$ at $1.8 V_{DDD}$
SID61	V_{OL}	Output voltage low level	-	-	0.6	V	$I_{OL} = 4 mA$ at $1.8 V_{DDD}$
SID62	V_{OL}	Output voltage low level	-	-	0.6	V	$I_{OL} = 10 mA$ at $3 V_{DDD}$
SID62A	V_{OL}	Output voltage low level	-	-	0.4	V	$I_{OL} = 3 mA$ at $3 V_{DDD}$
SID63	R_{PULLUP}	Pull-up resistor	3.5	5.6	8.5	k Ω	-
SID64	$R_{PULLDOWN}$	Pull-down resistor	3.5	5.6	8.5	k Ω	-
SID65	I_{IL}	Input leakage current (absolute value)	-	-	2	nA	25 °C, $V_{DDD} = 3.0 V$
SID66	C_{IN}	Input capacitance	-	-	7	pF	-
SID67 ^[6]	V_{HYSTTL}	Input hysteresis LVTTL	25	40	-	mV	$V_{DDD} \geq 2.7 V$
SID68 ^[6]	$V_{HYSCMOS}$	Input hysteresis CMOS	$0.05 \times V_{DDD}$	-	-	mV	$V_{DD} < 4.5 V$
SID68A ^[6]	$V_{HYSCMOS5V5}$	Input hysteresis CMOS	200	-	-	mV	$V_{DD} > 4.5 V$
SID69 ^[6]	I_{DIODE}	Current through protection diode to V_{DD}/V_{SS}	-	-	100	μA	-
SID69A ^[6]	I_{TOT_GPIO}	Maximum total source or sink chip current	-	-	200	mA	-
SID69B	$I_{TOT_GPIO_CS}$	Maximum total source or sink chip current when doing CAPSENSE™ measurements	-	-	40	mA	-

Notes

5. V_{IH} must not exceed $V_{DDD} + 0.2 V$.
6. Guaranteed by characterization.

Electrical specifications

Table 8 GPIO AC specifications
(Guaranteed by characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Clod = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Clod = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	-	60	ns	3.3 V V _{DDD} , Clod = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	-	60	ns	3.3 V V _{DDD} , Clod = 25 pF
SID74	F _{GPIOUT1}	GPIO F _{OUT} ; 3.3 V ≤ V _{DDD} ≤ 5.5 V Fast strong mode	-	-	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO F _{OUT} ; 1.71 V ≤ V _{DDD} ≤ 3.3 V Fast strong mode	-	-	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F _{OUT} ; 3.3 V ≤ V _{DDD} ≤ 5.5 V Slow strong mode	-	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO F _{OUT} ; 1.71 V ≤ V _{DDD} ≤ 3.3 V Slow strong mode.	-	-	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V ≤ V _{DDD} ≤ 5.5 V	-	-	48	MHz	90/10% V _{IO}

5.2.2 XRES

Table 9 XRES DC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	-	-	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	-	-	0.3 × V _{DDD}	V	
SID79	R _{PULLUP}	Pull-up resistor	-	60	-	kΩ	-
SID80	C _{IN}	Input capacitance	-	-	7	pF	-
SID81 ^[7]	V _{HYSXRES}	Input voltage hysteresis	-	100	-	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5 V
SID82	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	-	-	100	μA	-

Table 10 XRES AC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID83 ^[7]	T _{RESETWIDTH}	Reset pulse width	1	-	-	μs	-
BID194 ^[7]	T _{RESETWAKE}	Wake-up time from reset release	-	-	2.7	ms	-

Note

7. Guaranteed by characterization.

Electrical specifications

5.3 Analog peripherals

5.3.1 CTBm opamp

Table 11 CTBm opamp specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
	I_{DD}	Opamp block current, External load					
SID269	I_{DD_HI}	power = hi	-	1100	1900	μA	-
SID270	I_{DD_MED}	power = med	-	550	1020	μA	-
SID271	I_{DD_LOW}	power = lo	-	150	370	μA	-
	G_{BW}	Load = 50 pF, 0.1 mA, $V_{DDA} = 2.7 V$					
SID272	G_{BW_HI}	power = hi	6	-	-	MHz	Input and output are 0.2 V to $V_{DDA}-0.2 V$
SID273	G_{BW_MED}	power = med	3	-	-	MHz	Input and output are 0.2 V to $V_{DDA}-0.2 V$
SID274	G_{BW_LO}	power = lo	-	1	-	MHz	Input and output are 0.2 V to $V_{DDA}-0.2 V$
	I_{OUT_MAX}	$V_{DDA} = 2.7 V$, 500 mV from rail					
SID275	$I_{OUT_MAX_HI}$	power = hi	10	-	-	mA	Output is 0.5 V to $V_{DDA}-0.5 V$
SID276	$I_{OUT_MAX_MID}$	power = mid	10	-	-	mA	Output is 0.5 V to $V_{DDA}-0.5 V$
SID277	$I_{OUT_MAX_LO}$	power = lo	-	5	-	mA	Output is 0.5 V to $V_{DDA}-0.5 V$
	I_{OUT}	$V_{DDA} = 1.71 V$, 500 mV from rail					
SID278	$I_{OUT_MAX_HI}$	power = hi	4	-	-	mA	Output is 0.5 V to $V_{DDA}-0.5 V$
SID279	$I_{OUT_MAX_MID}$	power = mid	4	-	-	mA	Output is 0.5 V to $V_{DDA}-0.5 V$
SID280	$I_{OUT_MAX_LO}$	power = lo	-	2	-	mA	Output is 0.5 V to $V_{DDA}-0.5 V$
	I_{DD_Int}	Opamp block current internal load					
SID269_I	$I_{DD_HI_Int}$	power = hi	-	1500	1700	μA	-
SID270_I	$I_{DD_MED_Int}$	power = med	-	700	980	μA	-
SID271_I	$I_{DD_LOW_Int}$	power=lo	-	-	405	μA	-
	G_{BW}	$V_{DDA} = 2.7 V$	-	-	-		-
SID272_I	$G_{BW_HI_Int}$	power=hi	8	-	-	MHz	Output is 0.25 V to $V_{DDA}-0.25 V$
		General opamp specs for both internal and external modes					
SID281	V_{IN}	Charge-pump on, $V_{DDA} = 2.7 V$	-0.05	-	$V_{DDA}-0.2$	V	-

Electrical specifications

Table 11 CTBm opamp specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID282	V_{CM}	Charge-pump on, $V_{DDA} = 2.7\text{ V}$	-0.05	-	$V_{DDA}-0.2$	V	-
	V_{OUT}	$V_{DDA} = 2.7\text{ V}$					
SID283	V_{OUT_1}	power=hi, Iload=10 mA	0.5	-	$V_{DDA}-0.5$	V	-
SID284	V_{OUT_2}	power=hi, Iload=1 mA	0.2	-	$V_{DDA}-0.2$	V	-
SID285	V_{OUT_3}	power=med, Iload=1 mA	0.2	-	$V_{DDA}-0.2$	V	-
SID286	V_{OUT_4}	power=lo, Iload=0.1 mA	0.2	-	$V_{DDA}-0.2$	V	-
SID288	V_{OS_TR}	Offset voltage, trimmed	-1.0	± 0.5	1.0	mV	High mode, input 0 V to $V_{DDA}-0.2\text{ V}$
SID288A	V_{OS_TR}	Offset voltage, trimmed	-	± 1	-	mV	Medium mode, input 0 V to $V_{DDA}-0.2\text{ V}$
SID288B	V_{OS_TR}	Offset voltage, trimmed	-	± 2	-	mV	Low mode, input 0 V to $V_{DDA}-0.2\text{ V}$
SID290	$V_{OS_DR_TR}$	Offset voltage drift, trimmed	-10	± 3	10	$\mu\text{V}/^\circ\text{C}$	High mode
SID290A	$V_{OS_DR_TR}$	Offset voltage drift, trimmed	-	± 10	-	$\mu\text{V}/^\circ\text{C}$	Medium mode
SID290B	$V_{OS_DR_TR}$	Offset voltage drift, trimmed	-	± 10	-	$\mu\text{V}/^\circ\text{C}$	Low mode
SID291	CMRR	DC	70	80	-	dB	Input is 0 V to $V_{DDA}-0.2\text{ V}$, Output is 0.2 V to $V_{DDA}-0.2\text{ V}$
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	-	dB	$V_{DD} = 3.6\text{ V}$, high-power mode, input is 0.2 V to $V_{DDA}-0.2\text{ V}$
	Noise						
SID294	V_{N2}	Input-referred, 1 kHz, power = Hi	-	72	-	nV/rthz	Input and output are at 0.2 V to $V_{DDA}-0.2\text{ V}$
SID295	V_{N3}	Input-referred, 10 kHz, power = Hi	-	28	-	nV/rthz	Input and output are at 0.2 V to $V_{DDA}-0.2\text{ V}$
SID296	V_{N4}	Input-referred, 100 kHz, power = Hi	-	15	-	nV/rthz	Input and output are at 0.2 V to $V_{DDA}-0.2\text{ V}$
SID297	C_{LOAD}	Stable up to max. load. Performance specs at 50 pF.	-	-	125	pF	-

Electrical specifications

Table 11 CTBm opamp specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID298	SLEW_RATE	Clload = 50 pF, Power = High, V _{DDA} = 2.7 V	4	-	-	V/μs	-
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	-	-	25	μs	-
SID299A	OL_GAIN	Open Loop Gain	-	90	-	dB	-
	COMP_MODE	Comparator mode; 50 mV drive, T _{rise} =T _{fall} (approx.)					
SID300	TPD1	Response time; power = hi	-	150	-	ns	Input is 0.2 V to V _{DDA} -0.2 V
SID301	TPD2	Response time; power = med	-	500	-	ns	Input is 0.2 V to V _{DDA} -0.2 V
SID302	TPD3	Response time; power = lo	-	2500	-	ns	Input is 0.2 V to V _{DDA} -0.2 V
SID303	VHYST_OP	Hysteresis	-	10	-	mV	-
SID304	WUP_CTB	Wake-up time from Enabled to Usable	-	-	25	μs	-
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	I _{DD_HI_M1}	Mode 1, High current	-	1400	-	μA	25°C
SID_DS_2	I _{DD_MED_M1}	Mode 1, Medium current	-	700	-	μA	25°C
SID_DS_3	I _{DD_LOW_M1}	Mode 1, Low current	-	200	-	μA	25°C
SID_DS_4	I _{DD_HI_M2}	Mode 2, High current	-	120	-	μA	25°C
SID_DS_5	I _{DD_MED_M2}	Mode 2, Medium current	-	60	-	μA	25°C
SID_DS_6	I _{DD_LOW_M2}	Mode 2, Low current	-	15	-	μA	25°C
SID_DS_7	G _{BW_HI_M1}	Mode 1, High current	-	4	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_8	G _{BW_MED_M1}	Mode 1, Medium current	-	2	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_9	G _{BW_LOW_M1}	Mode 1, Low current	-	0.5	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_10	G _{BW_HI_M2}	Mode 2, High current	-	0.5	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V

Electrical specifications

Table 11 CTBm opamp specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID_DS_11	G _{BW_MED_M2}	Mode 2, Medium current	-	0.2	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_12	G _{BW_Low_M2}	Mode 2, Low current	-	0.1	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V
SID_DS_13	V _{OS_HI_M1}	Mode 1, High current	-	5	-	mV	With trim 25°C, 0.2 V to V _{DDA} -0.2 V
SID_DS_14	V _{OS_MED_M1}	Mode 1, Medium current	-	5	-	mV	With trim 25°C, 0.2 V to V _{DDA} -0.2 V
SID_DS_15	V _{OS_LOW_M1}	Mode 1, Low current	-	5	-	mV	With trim 25°C, 0.2 V to V _{DDA} -0.2 V
SID_DS_16	V _{OS_HI_M2}	Mode 2, High current	-	5	-	mV	With trim 25°C, 0.2V to V _{DDA} -0.2 V
SID_DS_17	V _{OS_MED_M2}	Mode 2, Medium current	-	5	-	mV	With trim 25°C, 0.2 V to V _{DDA} -0.2 V
SID_DS_18	V _{OS_LOW_M2}	Mode 2, Low current	-	5	-	mV	With trim 25°C, 0.2 V to V _{DDA} -0.2 V
SID_DS_19	I _{OUT_HI_M1}	Mode 1, High current	-	10	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_20	I _{OUT_MED_M1}	Mode 1, Medium current	-	10	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_21	I _{OUT_LOW_M1}	Mode 1, Low current	-	4	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_22	I _{OUT_HI_M2}	Mode 2, High current	-	1	-	mA	-
SID_DS_23	I _{OUT_MED_M2}	Mode 2, Medium current	-	1	-	mA	-
SID_DS_24	I _{OUT_LOW_M2}	Mode 2, Low current	-	0.5	-	mA	-

5.3.2 Comparator

Table 12 Comparator DC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID84	V _{OFFSET1}	Input offset voltage, Factory trim	-	-	±10	mV	-
SID85	V _{OFFSET2}	Input offset voltage, Custom trim	-	-	±4	mV	-
SID86	V _{HYST}	Hysteresis when enabled	-	10	35	mV	-
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	-	V _{DDD} -0.1	V	Modes 1 and 2
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	-	V _{DDD}	V	-
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} -1.15	V	V _{DDD} ≥ 2.2 V at -40°C
SID88	C _{MRR}	Common mode rejection ratio	50	-	-	dB	V _{DDD} ≥ 2.7V
SID88A	C _{MRR}	Common mode rejection ratio	42	-	-	dB	V _{DDD} ≤ 2.7V
SID89	I _{CMP1}	Block current, normal mode	-	-	400	μA	-
SID248	I _{CMP2}	Block current, low power mode	-	-	100	μA	-
SID259	I _{CMP3}	Block current in ultra low-power mode	-	-	6	μA	V _{DDD} ≥ 2.2 V at -40°C
SID90	Z _{CMP}	DC Input impedance of comparator	35	-	-	MΩ	-

Table 13 Comparator AC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID91	T _{RESP1}	Response time, normal mode, 50-mV overdrive	-	38	110	ns	-
SID258	T _{RESP2}	Response time, low power mode, 50-mV overdrive	-	70	200	ns	-
SID92	T _{RESP3}	Response time, ultra-low power mode, 200-mV overdrive	-	2.3	15	μs	V _{DDD} ≥ 2.2 V at -40°C

Note

8. Guaranteed by characterization.

Electrical specifications

5.3.3 Temperature sensor

Table 14 Temperature sensor specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID93	T _{SENSACC}	Temperature sensor accuracy ^[9]	-5	±1	5	°C	0 to +85°C

5.3.4 SAR ADC

Table 15 SAR ADC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SAR ADC DC Specifications							
SID94	A_RES	Resolution	-	-	12	bits	-
SID95	A_CHNLS_S	Number of channels - single ended	-	-	16		-
SID96	A-CHNKS_D	Number of channels - differential	-	-	4		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	Yes				-
SID98	A_GAINERR	Gain error	-	-	±0.125	%	With external reference
SID99	A_OFFSET	Input offset voltage	-	-	±2.3	mV	Measured with 1-V reference
SID100	A_ISAR	Current consumption	-	-	1	mA	-
SID101	A_VINS	Input voltage range - single ended	V _{SS}	-	V _{DDA}	V	-
SID102	A_VIND	Input voltage range - differential	V _{SS}	-	V _{DDA}	V	-
SID103	A_INRES	Input resistance	-	-	2.2	KΩ	-
SID104	A_INCAP	Input capacitance	-	-	10	pF	-
SID260	VREFSAR	Trimmed internal reference to SAR	1.188	1.2	1.212	V	-
SAR ADC AC specifications							
SID106	A_PSRR	Power supply rejection ratio	70	-	-	dB	-
SID107	A_CMRR	Common mode rejection ratio	66	-	-	dB	Measured at 1 V
SID108	A_SAMP	Sample rate	-	-	1	Msps	-
SID109	A_SNR	Signal-to-noise and distortion ratio (SINAD)	64	-	-	dB	F _{IN} = 10 kHz
SID110	A_BW	Input bandwidth without aliasing	-	-	A _{samp} /2	kHz	-
SID111	A_INL	Integral non linearity	-3	-	3	LSB	-
SID112	A_DNL	Differential non linearity	-1	-	3	LSB	-
SID113	A_THD	Total harmonic distortion	-	-	-62	dB	Fin = 10 kHz
SID261	F _{SARINTREF}	SAR operating speed without external reference bypass	-	-	100	ksps	12-bit resolution

Note

9. Characterized for typical silicon, not measured in production.

5.3.5 CAPSENSE™ block (MSC)

Table 16 MSC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/conditions
SID.MSC.1	V _{DD_RIPPLE}	Max allowed ripple on power supply, 1 kHz to 10 MHz	-	-	±50	mV	V _{DD} ≥ 2 V (with ripple), 25°C TA, Sensitivity ≥ 50 counts/0.1 pF, 2 pF < Cs < 50 pF
SID.MSC.2	V _{DD_RIP- PLE_1.8}	Max allowed ripple on power supply, 1kHz to 10 MHz	-	-	±25	mV	V _{DD} > 1.75 V (with ripple), 25°C TA, Sensitivity ≥ 50 counts/0.1 pF, 2 pF < Cs < 50 pF
SID.MSC.x1	Fmod	Clock frequency	-	-	48	MHz	V _{DD} ≥ 2 V
SID.MSC.x2	Fmod_1.8	Clock frequency	-	-	36	MHz	V _{DD} < 2 V
SID.MSC.3	I _{MSC_VDDA}	Current drawn by block from V _{DDA}	-	650	-	μA	Current drawn from V _{DDA} during a scan. CSD scan with Cs ≈ 20 pF, V _{DDA} = 3.3 V, Fmod = 498 MHz, Fs = 1 MHz.
SID.MSC.5	V _{MSC}	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5%, 3.3V ±10%, 5 V ±10%
SID.MSC.6	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	-	-	Ratio	Capacitance range of 5 to 50 pF, sensitivity ≥ 50 counts/pF. V _{DDA} ≥ 2V.
SID.MSC.7	CMOD	External modulator capacitor.	-	2.2	-	nF	5-V rating, X7R or NP0 cap.
SID.MSC.x7	CMOD tolerance	External modulator capacitor.	-5	-	5	%	Tolerance on CMOD capacitor.
SID.MSC.x8	F _{sense_Cap- Sense}	Capacitive sense frequency range	45	-	6000	kHz	-
SID.MSC.9	Noise floor for self-cap mode	Capacitive noise sensitivity (CNS) for CSD scans	-	-	0.1	fF-rms	With 8 pF self-capacitance. Typical conditions.
SID.MSC.9A	Noise floor for mutual-cap mode	Capacitive noise sensitivity (CNS) for CSX scans	-	-	0.03	fF-rms	With 1.5 pF mutual-capacitance. Typical conditions.
SID.MSC.10	Input range for self-cap mode	Input capacitance range for self-cap mode	2	-	200	pF	-
SID.MSC.10A	Input range for self-cap mode	Input capacitance range for mutual-cap mode	0.5	-	30	pF	-

5.4 Digital peripherals

5.4.1 Timer Counter Pulse-width Modulator (TCPWM)

Table 17 TCPWM specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.TCPWM.1	I_{TCPWM1}	Block current consumption at 3 MHz	-	-	45	μ A	All modes (TCPWM)
SID.TCPWM.2	I_{TCPWM2}	Block current consumption at 12 MHz	-	-	155	μ A	All modes (TCPWM)
SID.TCPWM.2A	I_{TCPWM3}	Block current consumption at 48 MHz	-	-	650	μ A	All modes (TCPWM)
SID.TCPWM.3	$TCPWM_{FREQ}$	Operating frequency	-	-	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	$TPWM_{ENEXT}$	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events ^[10]
SID.TCPWM.5	$TPWM_{EXT}$	Output trigger pulse widths	2/Fc	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC_{RES}	Resolution of counter	1/Fc	-	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM_{RES}	PWM resolution	1/Fc	-	-	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q_{RES}	Quadrature inputs resolution	1/Fc	-	-	ns	Minimum pulse width between Quadrature phase inputs

Electrical specifications

5.4.2 I²C

Table 18 Fixed I²C DC specifications^[10]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	50	μA	-
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	135	μA	-
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	-	310	μA	-
SID151H	I _{I2C5}	Block current consumption at 3.4 Mbps	-	-	1000	μA	-
SID152	I _{I2C4}	Block current in Deep Sleep mode	-	1	-	μA	-

Table 19 Fixed I²C AC specifications^[10]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID153	F _{I2C1}	Bit rate	-	-	3.4	Msp/s	HS I2C Slave mode

5.4.3 SPI

Table 20 SPI DC specifications^[10]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID163	ISPI1	Block current consumption at 1 Mbps	-	-	360	μA	-
SID164	ISPI2	Block current consumption at 4 Mbps	-	-	560	μA	-
SID165	ISPI3	Block current consumption at 8 Mbps	-	-	600	μA	-

Table 21 SPI AC specifications^[10]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID166	FSPI	SPI Operating frequency (Master; 6X Oversampling)	-	-	8	MHz	-

Fixed SPI Master Mode AC specifications

SID167	TDMO	MOSI Valid after SClk driving edge	-	-	15	ns	-
SID168	TDSI	MISO Valid before SClk capturing edge	20	-	-	ns	Full clock, late MISO sampling
SID169	THMO	Previous MOSI data hold time	0	-	-	ns	Referred to Slave capturing edge

Fixed SPI Slave Mode AC specifications

SID170	TDMI	MOSI Valid before SClk Capturing edge	40	-	-	ns	-
--------	------	---------------------------------------	----	---	---	----	---

Note

10. Guaranteed by characterization.

Electrical specifications

Table 21 SPI AC specifications^[10] (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID171	TDSO	MISO Valid after Sclock driving edge	-	-	42 + 3*T _{cpu}	ns	T _{CPU} = 1/F _{CPU}
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	-	-	48	ns	-
SID172	THSO	Previous MISO data hold time	0	-	-	ns	-
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	100	-	-	ns	-

5.4.4 UART

Table 22 UART DC specifications^[10]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	-	-	55	μA	-
SID161	I _{UART2}	Block current consumption at 1000 Kbps	-	-	312	μA	-

Table 23 UART AC specifications^[10]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID162	F _{UART}	Bit rate	-	-	1	Mbps	-

5.4.5 LCD direct drive

Table 24 LCD direct drive DC specifications^[10]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID155	C _{LDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	-
SID156	LCD _{OFFSET}	Long-term segment offset	-	20	-	mV	-
SID157	I _{LCDOP1}	LCD system operating current V _{bias} = 5 V	-	2	-	mA	32 × 4 segments at 50 Hz 25°C
SID158	I _{LCDOP2}	LCD system operating current V _{bias} = 3.3 V	-	2	-	mA	32 × 4 segments at 50 Hz 25°C

Table 25 LCD Direct Drive AC specifications^[11]

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	-

Electrical specifications

5.5 Memory

Table 26 Flash DC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID173	V _{PE}	Erase and program voltage	1.71	–	5.5	V	–
SID173A	I _{PW}	Page write current at 16 MHz	–	–	3.5	mA	5.5V V _{DDD}

Table 27 Flash AC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID174	T _{ROWWRITE} ^[12]	Row (block) write time (erase and program)	–	–	20	ms	Row (block) = 256 bytes
SID175	T _{ROWERASE} ^[12]	Row erase time	–	–	16	ms	–
SID176	T _{ROWPROGRAM} ^[12]	Row program time after erase	–	–	4	ms	–
SID178	T _{BULKERASE} ^[12]	Bulk erase time (384 KB)	–	–	35	ms	–
SID180 ^[11]	T _{DEVPROG} ^[12]	Total device program time	–	–	7	Seconds	–
SID181 ^[11]	F _{END}	Flash endurance	100 K	–	–	Cycles	–
SID182 ^[11]	F _{RET}	Flash retention. T _A ≤ 55°C, 100 K P/E cycles	20	–	–	Years	–
SID182A ^[11]	–	Flash retention. T _A ≤ 85°C, 10 K P/E cycles	10	–	–	Years	–
SID182B	–	Flash retention. T _A ≤ 105°C, 10K P/E cycles, ≤ three years at T _A ≥ 85°C	10	–	20	Years	–
SID256	TWS48	Number of Wait states at 48 MHz	2	–	–	–	CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	–	–	–	CPU execution from Flash

Notes

11. Guaranteed by characterization.

12. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations may be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

5.6 System resources

5.6.1 Power-on reset (POR)

Table 28 Power-on reset specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	–	67	V/ms	At power-up and power-down
SID185 ^[11]	V _{RISEIPOR}	Rising trip voltage	0.80	–	1.5	V	–
SID186 ^[11]	V _{FALLIPOR}	Falling trip voltage	0.70	–	1.4	V	–

Table 29 Brown-out Detect (BOD) for V_{CCD}

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID190 ^[13]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	–	1.62	V	–
SID192 ^[13]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	–	1.5	V	–

5.6.2 SWD Interface

Table 30 SWD Interface specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID213	F_SWDCCLK1	$3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	14	MHz	SWDCLK \leq 1/3 CPU clock frequency
SID214	F_SWDCCLK2	$1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	–	–	7	MHz	SWDCLK \leq 1/3 CPU clock frequency
SID215 ^[14]	T_SWDI_SETUP	$T = 1/f\text{ SWDCLK}$	0.25*T	–	–	ns	–
SID216 ^[14]	T_SWDI_HOLD	$T = 1/f\text{ SWDCLK}$	0.25*T	–	–	ns	–
SID217 ^[14]	T_SWDO_VALID	$T = 1/f\text{ SWDCLK}$	–	–	0.5*T	ns	–
SID217A ^[14]	T_SWDO_HOLD	$T = 1/f\text{ SWDCLK}$	1	–	–	ns	–

Notes

- 13. Guaranteed by characterization.
- 14. Guaranteed by design.

Electrical specifications

5.6.3 Internal main oscillator

Table 31 IMO DC specifications

(Guaranteed by design)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID218	I_{IMO1}	IMO operating current at 48 MHz	-	-	250	μA	-
SID219	I_{IMO2}	IMO operating current at 24 MHz	-	-	180	μA	-

Table 32 IMO AC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID223 ^[15]	$F_{IMOTOL1}$	Frequency variation at 24, 32, and 48 MHz (trimmed)	-	-	±2.0	%	At -40°C to 85°C, for industrial temperature range and original extended industrial range parts
SID223A ^[15]			-	-	±2.5	%	At -40°C to 105°C, for all extended industrial temperature range parts
SID223B ^[15]			-	-	±2.0	%	At -30°C to 105°C, for enhanced IMO extended industrial temperature range parts
SID223C ^[15]			-	-	±1.5	%	At -20°C to 105°C, for enhanced IMO extended industrial temperature range parts
SID223D ^[15]			-	-	±1.25	%	At 0°C to 85°C, for enhanced IMO extended industrial temperature range parts
SID226	$T_{STARTIMO}$	IMO startup time	-	-	7	μs	-
SID228	$T_{JITRMSIMO2}$	RMS jitter at 24 MHz	-	145	-	ps	-

Note

15. Evaluated by characterization. Does not take into account soldering or board-level effects.

Electrical specifications

5.6.4 Internal low-speed oscillator

Table 33 ILO DC specifications

(Guaranteed by design)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID231	I _{ILO1}	ILO operating current	–	0.3	1.05	μA	–

Table 34 ILO AC specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID234 ^[16]	T _{STARTILO1}	ILO startup time	–	–	2	ms	–
SID236 ^[16]	T _{ILODUTY}	ILO duty cycle	40	50	60	%	–
SID237	F _{ILOTRIM1}	ILO frequency range	20	40	80	kHz	–

5.6.5 Watch crystal oscillator (WCO)

Table 35 WCO specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID398	F _{WCO}	Crystal frequency	–	32.768	–	kHz	–
SID399	F _{TOL}	Frequency tolerance	–	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	–	50	–	kΩ	–
SID401	PD	Drive Level	–	–	1	μW	–
SID402	T _{START}	Startup time	–	–	500	ms	–
SID403	CL	Crystal load capacitance	6	–	12.5	pF	–
SID404	C0	Crystal shunt capacitance	–	1.35	–	pF	–
SID405	I _{WCO1}	Operating current (high power mode)	–	–	8	μA	–

5.6.6 External clock

Table 36 External clock specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID305 ^[17]	ExtClkFreq	External clock input frequency	0	–	48	MHz	–
SID306 ^[17]	ExtClkDuty	Duty cycle; measured at V _{DD/2}	45	–	55	%	–

Notes

16. Guaranteed by design.

17. Guaranteed by characterization.

Electrical specifications

5.6.7 External crystal oscillator and PLL

Table 37 External crystal oscillator (ECO) specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID316 ^[18]	I _{ECO1}	Block current	-	-	1.5	mA	-
SID317 ^[18]	F _{ECO}	Crystal frequency range	4	-	33	MHz	-

Table 38 PLL specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID410	IDD_PLL_48	In = 3 MHz, Out = 48 MHz	-	530	610	μA	-
SID411	IDD_PLL_24	In = 3 MHz, Out = 24 MHz	-	300	405	μA	-
SID412	F _{PLLIN}	PLL input frequency	1	-	48	MHz	-
SID413	F _{PLLINT}	PLL intermediate frequency; prescaler out	1	-	3	MHz	-
SID414	F _{PLLVCO}	VCO output frequency before post-divide	22.5	-	104	MHz	-
SID415	D _{IVVCO}	VCO Output post-divider range; PLL output frequency is F _{PLL} VCO/D _{IVVCO}	1	-	8		-
SID416	PLL _{Locktime}	Lock time at startup	-	-	250	μs	-
SID417	Jperiod_1	Period jitter for VCO ≥ 67 MHz	-	-	150	ps	Guaranteed by design
SID416A	Jperiod_2	Period jitter for VCO ≤ 67 MHz	-	-	200	ps	Guaranteed by design

5.6.8 System clock

Table 39 System clock specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID262 ^[18]	T _{CLKSWITCH}	System clock source switching time	3	-	4	Periods	-

Note

18. Guaranteed by characterization.

Electrical specifications

5.6.9 Smart I/O

Table 40 Smart I/O pass-through time (Delay in bypass mode)

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in bypass mode	-	-	1.6	ns	-

Table 41 CAN FD

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.CAN.1	F _{CANFD}	CAN FD peak frequency	-	-	5	MHz	-
SID.CAN.2	I _{CANFD}	CAN FD block current	-	0.24	0.3	mA	-

Table 42 I2S transmitter

Spec ID#	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
----------	-----------	-------------	-----	-----	-----	------	--------------------

I2S Specifications. Master mode TX only.

SID413	I2S_WORD	Length of I2S Word	8	-	24	bits	-
SID414M	I2S_WS_U	Word clock frequency	-	-	48	kHz	3.072 MHz bit clock with 32-bit word
SID415S	I2S_SCK	Output clock frequency	-	-	2.304	MHz	24 bits L-R channels at 48 kHz
SID437U	TD_WS_U	WS transition delay from Falling Edge of SCK	-20	-	20	ns	-
SID438U	TD_SDO	SDO transition delay from Falling Edge of SCK	-20	-	20	ns	-
SID443	T _{SCKCY}	SCK Bit clock duty cycle	45	-	55	%	-
SID445	EXTCLK_SOC	External clock frequency	1.024	-	48	MHz	-
SID446	EXTCLK_DUTY	External clock frequency	45	-	55	%	-

Ordering information

6 Ordering information

The marketing part numbers for the PSoC™ 4100S Max devices are listed in [Table 43](#).

Table 43 PSoC™ 4100S Max ordering information

Category	MPN	Max CPU speed (MHz)	Features														Packages			Temperature range (°C)	
			Flash (KB)	SRAM (KB)	Opamp (CTBm)	CAPSENSE™	12-bit SAR ADC	Segment LCD drive	SAR ADC sample rate	LP comparators	TCPWM blocks	SCB blocks	CAN controller	CRYPTO	I2S	Smart I/Os	GPIO	48-TQFP	64-TQFP (0.5mm pitch)		100-TQFP
4148	CY8C4148AZI-S548	48	256	32	2	-	1	✓	1 Msps	2	8	5	-	-	-	24	84	-	-	✓	-40 to 85
	CY8C4148AZI-S553	48	256	32	2	2	1	✓	1 Msps	2	8	4	-	-	✓	24	38	✓	-	-	-40 to 85
	CY8C4148AZI-S555	48	256	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	54	-	✓	-	-40 to 85
	CY8C4148AZI-S558	48	256	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	84	-	-	✓	-40 to 85
	CY8C4148AZQ-S558	48	256	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	84	-	-	✓	-40 to 105
	CY8C4148AZI-S583	48	256	32	2	2	1	✓	1 Msps	2	8	4	-	✓	✓	24	38	✓	-	-	-40 to 85
	CY8C4148AZI-S585	48	256	32	2	2	1	✓	1 Msps	2	8	5	-	✓	✓	24	54	-	✓	-	-40 to 85
	CY8C4148AZI-S588	48	256	32	2	2	1	✓	1 Msps	2	8	5	-	✓	✓	24	84	-	-	✓	-40 to 85
	CY8C4148AZI-S593	48	256	32	2	2	1	✓	1 Msps	2	8	4	1	✓	✓	24	38	✓	-	-	-40 to 85
	CY8C4148AZI-S595	48	256	32	2	2	1	✓	1 Msps	2	8	5	1	✓	✓	24	54	-	✓	-	-40 to 85
	CY8C4148AZI-S598	48	256	32	2	2	1	✓	1 Msps	2	8	5	1	✓	✓	24	84	-	-	✓	-40 to 85
4149	CY8C4149AZI-S543	48	384	32	2	-	1	✓	1 Msps	2	8	5	-	-	-	24	38	✓	-	-	-40 to 85
	CY8C4149AZI-S545	48	384	32	2	-	1	✓	1 Msps	2	8	5	-	-	-	24	54	-	✓	-	-40 to 85
	CY8C4149AZQ-S545	48	384	32	2	-	1	✓	1 Msps	2	8	5	-	-	-	24	54	-	✓	-	-40 to 105
	CY8C4149AZI-S548	48	384	32	2	-	1	✓	1 Msps	2	8	5	-	-	-	24	84	-	-	✓	-40 to 85
	CY8C4149AZQ-S548	48	384	32	2	-	1	✓	1 Msps	2	8	5	-	-	-	24	84	-	-	✓	-40 to 105
	CY8C4149AZI-S553	48	384	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	38	✓	-	-	-40 to 85
	CY8C4149AZI-S555	48	384	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	54	-	✓	-	-40 to 85
	CY8C4149AZQ-S555	48	384	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	54	-	✓	-	-40 to 105
	CY8C4149AZI-S558	48	384	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	84	-	-	✓	-40 to 85
	CY8C4149AZQ-S558	48	384	32	2	2	1	✓	1 Msps	2	8	5	-	-	✓	24	84	-	-	✓	-40 to 105
	CY8C4149AZI-S565	48	384	32	2	-	1	✓	1 Msps	2	8	5	1	-	-	24	54	-	✓	-	-40 to 85
	CY8C4149AZI-S568	48	384	32	2	-	1	✓	1 Msps	2	8	5	1	-	-	24	84	-	-	✓	-40 to 85
	CY8C4149AZI-S575	48	384	32	2	2	1	✓	1 Msps	2	8	5	1	-	✓	24	54	-	✓	-	-40 to 85
	CY8C4149AZI-S578	48	384	32	2	2	1	✓	1 Msps	2	8	5	1	-	✓	24	84	-	-	✓	-40 to 85
	CY8C4149AZI-S583	48	384	32	2	2	1	✓	1 Msps	2	8	4	-	✓	✓	24	38	✓	-	-	-40 to 85
	CY8C4149AZI-S585	48	384	32	2	2	1	✓	1 Msps	2	8	5	-	✓	✓	24	54	-	✓	-	-40 to 85
CY8C4149AZI-S588	48	384	32	2	2	1	✓	1 Msps	2	8	5	-	✓	✓	24	84	-	-	✓	-40 to 85	

Ordering information

Table 43 PSoC™ 4100S Max ordering information (continued)

Category	MPN	Max CPU speed (MHz)	Features														Packages			Temperature range (°C)	
			Flash (KB)	SRAM (KB)	Opamp (CTBm)	CAPSENSE™	12-bit SAR ADC	Segment LCD drive	SAR ADC sample rate	LP comparators	TCPWM blocks	SCB blocks	CAN controller	CRYPTO	I2S	Smart IOs	GPIO	48-TQFP	64-TQFP (0.5mm pitch)		100-TQFP
4149	CY8C4149AZI-S593	48	384	32	2	2	1	✓	1 Msps	2	8	4	1	✓	✓	24	38	✓	-	-	-40 to 85
	CY8C4149AZQ-S593	48	384	32	2	2	1	✓	1 Msps	2	8	4	1	✓	✓	24	38	✓	-	-	-40 to 105
	CY8C4149AZI-S595	48	384	32	2	2	1	✓	1 Msps	2	8	5	1	✓	✓	24	54	-	✓	-	-40 to 85
	CY8C4149AZQ-S595	48	384	32	2	2	1	✓	1 Msps	2	8	5	1	✓	✓	24	54	-	✓	-	-40 to 105
	CY8C4149AZI-S598	48	384	32	2	2	1	✓	1 Msps	2	8	5	1	✓	✓	24	84	-	-	✓	-40 to 85
	CY8C4149AZQ-S598	48	384	32	2	2	1	✓	1 Msps	2	8	5	1	✓	✓	24	84	-	-	✓	-40 to 105


The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Infineon prefix		
4	Architecture	4	PSoC™ 4
A	Family	1	4100 family
B	CPU speed	2	24 MHz
		4	48 MHz
C	Flash capacity	4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
		8	256 KB
		9	384 KB
DE	Package code	AX	TQFP (0.8-mm pitch)
		AZ	TQFP (0.5-mm pitch)
		LQ	QFN
		PV	SSOP
		FN	CSP
F	Temperature range	I	Industrial
		Q	Extended Industrial
S	Series designator	S	PSoC™ 4 S-series
		M	PSoC™ 4 M-series
		L	PSoC™ 4 L-series
		BL	PSoC™ 4 Bluetooth® LE-series
XYZ	Attributes code	000-999	Code of feature set in the specific family

Ordering information

The following is an example of a part number:

Example



7 Packaging

The PSoC™ 4100S Max is offered in 100-TQFP, 64-TQFP Fine pitch, and 48-TQFP packages.

Table 44 provides the package dimensions and Infineon drawing numbers.

Table 44 Package list

Spec ID#	Package	Description	Package Dwg
BID34	100-pin TQFP	14 × 14 × 1.4-mm height with 0.5-mm pitch	51-85048
BID27	64-pin TQFP	10 × 10 × 1.6-mm height with 0.5-mm pitch	51-85051
BID34A	48-pin TQFP	7 × 7 × 1.4-mm height with 0.5-mm pitch	51-85135

Table 45 Package thermal characteristics

Parameter	Description	Package	Min	Typ	Max	Units
T _A	Operating ambient temperature	–	–40	25	105	°C
T _J	Operating junction temperature	–	–40	25	125	°C
T _{JA}	Package θ _{JA}	100-pin TQFP (0.5-mm pitch)	–	35.2	–	°C/Watt
T _{JC}	Package θ _{JC}	100-pin TQFP (0.5-mm pitch)	–	4.2	–	°C/Watt
T _{JA}	Package θ _{JA}	64-pin TQFP (0.5-mm pitch)	–	44.8	–	°C/Watt
T _{JC}	Package θ _{JC}	64-pin TQFP (0.5-mm pitch)	–	6	–	°C/Watt
T _{JA}	Package θ _{JA}	48-pin TQFP (0.5-mm pitch)	–	50.5	–	°C/Watt
T _{JC}	Package θ _{JC}	48-pin TQFP (0.5-mm pitch)	–	7.4	–	°C/Watt

Table 46 Solder reflow peak temperature

Package	Maximum peak temperature	Maximum time at peak temperature
All	260°C	30 seconds

Table 47 Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All	MSL 3

Packaging

7.1 Package diagrams




Figure 6 100-pin 14 × 14 × 1.4-mm TQFP package (0.5-mm Pitch) outline




Figure 7 64-pin 10 × 10 × 1.6-mm TQFP package (0.5-mm Pitch) outline

Packaging




Figure 8 48-Pin 7 × 7 × 1.4-mm TQFP package (0.5-mm Pitch) outline

8 Acronyms

Table 48 Acronyms used in this document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge
ETM	embedded trace macrocell

Acronyms

Table 48 Acronyms used in this document *(continued)*

Acronym	Description
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC™ pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier

Acronyms

Table 48 Acronyms used in this document *(continued)*

Acronym	Description
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC™	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion

Acronyms

Table 48 Acronyms used in this document *(continued)*

Acronym	Description
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC™ pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

9 Document conventions

9.1 Units of measure

Table 49 Units of measure

Symbol	Unit of measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

10 Errata

This section describes the errata for the PSoC™ 4100S Max. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device's data sheet for a complete functional description.

Contact your local sales representative if you have questions.

10.1 Part numbers affected

Part number	Device characteristics
CY8C414X-S5XX	PSoC™ 4100S Max

10.2 PSoC™ 4100S Max qualification status

Pre-production

10.3 PSoC™ 4100S Max errata summary

The following table defines the errata applicability to available family devices.

Items	PSoC™ 4100S Max	Silicon revision	Fix status
1. Mutual cap sensors may not get initialized correctly in CTRLMUX connection method	All	Pre-production silicon	None planned

When using the CTRLMUX sensor connection method, the Rx nodes of mutual cap sensors may not get initialized to $V_{DD/2}$ as expected, leading to improper Cmod initialization and improper raw counts, unless enough number of init sub-conversions are configured. In some cases, the raw count value may saturate to the maximum value.

Note: The raw count output for the same Rx node when scanned again for a different Tx (i.e. a touchpad where a sensor is connected to the same Rx but another Tx) will be correct because the Rx would have been properly initialized to $V_{DD/2}$ during the previous sensor scan connected to this Rx.

This defect does not impact the raw count when using the AMUXBUS sensor connection method as the sensor Rx does get initialized to $V_{DDA/2}$ during Cmod initialization.

1. Mutual cap sensors may not get initialized correctly in CTRLMUX connection method

Problem definition	Incorrect raw count may be obtained in CTRLMUX mode
Parameters affected	Raw count
Trigger condition(s)	CTRLMUX mode
Scope of impact	Incorrect sensor reading
Workaround	<p>One of the following workarounds may be used.</p> <ol style="list-style-type: none"> 1. Increase the number of init sub-conversions to allow correct Cmod initialization. 2. Group all CSX sensors to consecutive slots. Set the inactive sensor connection to $V_{DD/2}$ and add an extra scan for the first CSX sensor, ignore the raw count result of this extra scan. 3. Use the AMUXBUS sensor connection method. <p>Please refer to the PSoC™ 4 and PSoC™ 6 CAPSENSE™ design guide for details on how to implement the above workarounds.</p>
Fix status	No fix planned.

Revision history

Revision history

Document revision	Date	Description of changes
*E	2022-10-14	Release to the web
*F	2023-01-24	Updated footnotes in IMO AC specifications .

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-01-24
Published by
Infineon Technologies AG
81726 Munich, Germany

© 2023 Infineon Technologies AG.
All Rights Reserved.

Do you have a question about this document?

Email:
erratum@infineon.com

Document reference
002-30372 Rev. *F

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffungsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.