

# TLE7189QK

3-Phase Bridge Driver IC

# Data Sheet

Rev. 2.2, 2016-01-28

# Automotive Power



#### **Table of Contents**

# **Table of Contents**

	Table of Contents	2
1	Overview	3
2	Block Diagram	4
<b>3</b> 3.1 3.2	Pin Configuration         Pin Assignment TLE7189QK         Pin Definitions and Functions.	5
<b>4</b> 4.1 4.2 4.3	General Product Characteristics         Absolute Maximum Ratings         Functional Range         Default State of Inputs	8 10
<b>5</b> 5.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	Description and Electrical Characteristics         MOSFET Driver         Output Stages         Operation at Vs<12V - Integrated Charge Pumps	12 12 13 13 14 17 17 17 17
5.2.6 5.2.7 5.2.8 5.3 5.3.1	VCC Check ERR Pins Electrical Characteristics Shunt Signal Conditioning Electrical Characteristics	18 18 19 22
<b>6</b> 6.1	Application Description	
7	Package Outlines	27
8	Revision History	28



# 3-Phase Bridge Driver IC

# TLE7189QK



## 1 Overview

#### Features

- Compatible to very low ohmic normal level input N-channel MOSFETs
- PWM frequency up to 30kHz
- Fulfils specification down to 5.5V supply voltage
- Short circuit protection with adjustable detection level
- Three integrated current sense amplifiers
- 0 to 100% duty cycle
- Low EMC sensitivity and emission
- Control inputs with TTL characteristics
- Separate input for each MOSFET
- Separate source connection for each MOSFET
- Integrated minimum dead time
- Shoot through protection
- Disable function and sleep mode
- Detailed diagnosis
- Over temperature warning
- LQFP-64 package with exposed pad for excellent cooling
- Green Product (RoHS compliant)
- · AEC (Automotive Electronics Council) qualified

#### SIL supporting features:

- VCC check: Over- and under voltage check of 5V µC supply
- Test functions for short circuit detection and VCC check
- High voltage rated inputs

#### Description

The TLE7189QK is a driver IC dedicated to control the 6 to 12 external MOSFETs forming the converter for high current 3 phase motor drives in the automotive sector. It incorporates features like short circuit detection, diagnosis and high output performance and combines it with typical automotive specific requirements like full functionality even at low battery voltages. Its 3 high side and 3 low side output stages are powerful enough to drive MOSFETs with 400nC gate charge with approx. 150ns fall and rise times.

Туре	Package	Marking
TLE7189QK	PG-LQFP-64	TLE7189QK



PG-LQFP-64



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram



**Pin Configuration** 

# 3 Pin Configuration

## 3.1 Pin Assignment TLE7189QK




Figure 2 Pin Configuration



## **TLE7189QK**

**Pin Configuration** 

# 3.2 Pin Definitions and Functions.

Pin	Symbol	Function
1	ERR1	Error signal 1
2	ERR2	Error signal 2
3	CH2	+ terminal for pump capacitor of charge pump 2
4	CH1	+ terminal for pump capacitor of charge pump 1
5	CL1	- terminal for pump capacitor of charge pump 1
6	VS	Voltage supply
7	CL2	- terminal for pump capacitor of charge pump 2
8	GND	Logic and power ground
9	CB1	Buffer capacitor for charge pump 1
10	VDH	Connection to drain of high side switches for short circuit detection
11	NC	Not connected
12	NC	Not connected
13	NC	Not connected
14	NC	Not connected
15	GL1	Output to gate low side switch 1
16	SL1	Connection to source low side switch 1
17	GND	Logic and power ground
18	SH1	Connection to source high side switch 1
19	GH1	Output to gate high side switch 1
20	NC	Not connected
21	NC	Not connected
22	CB2	Buffer capacitor for charge pump 2
23	GL2	Output to gate low side switch 2
24	SL2	Connection to source low side switch 2
25	GH2	Output to gate high side switch 2
26	SH2	Connection to source high side switch 2
27	NC	Not connected
28	NC	Not connected
29	NC	Not connected
30	GH3	Output to gate high side switch 3
31	SH3	Connection to source high side switch 3
32	GND	Logic and power ground
33	GL3	Output to gate low side switch 3
34	NC	Not connected
35	NC	Not connected
36	SL3	Connection to source low side switch 3
37	NC	Not connected
38	VS_OA	Voltage supply I-DC Link OpAmps and voltage reference buffer / input for VCC check
39	VO1	Output of OpAmp 1 for shunt signal amplification
40	ISN1	- Input of OpAmp 1 for shunt signal amplification

## **TLE7189QK**



## **Pin Configuration**

Pin	Symbol	Function
41	NC	Not connected
42	ISP1	+ Input of OpAmp 1 for shunt signal amplification
43	VRI	Input of bias reference amplifier
44	VRO	Output of bias reference amplifier
45	VO2	Output of OpAmp 2 for shunt signal amplification
46	ISN2	- Input of OpAmp 2 for shunt signal amplification
47	NC	Not connected
48	ISP2	+ Input of OpAmp 2 for shunt signal amplification
49	VO3	Output of OpAmp 3 for shunt signal amplification
50	ISN3	- Input of OpAmp 3 for shunt signal amplification
51	NC	Not connected
52	ISP3	+ Input of OpAmp 3 for shunt signal amplification
53	AGND	Analog ground especially for the current sense OpAmps
54	AGND	Analog ground especially for the current sense OpAmps
55	INH	Inhibit pin (active low)
56	VCT	Input pin for VCC check test
57	SCDL	Input pin to adjust short circuit detection level
58	ENA	Enable pin (active high)
59	IL3	Input for low side switch 3 (active high)
60	IH3	Input for high side switch 3 (active low)
61	IL1	Input for low side switch 1 (active high)
62	IH1	Input for high side switch 1 (active low)
63	IL2	Input for low side switch 2 (active high)
64	IH2	Input for high side switch 2 (active low)
Cooling Tab	GND	Should be connected to GND

All GND pins and Cooling Tab should be interconnected.



# 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings <sup>1)</sup>

-40 °C  $\leq$  Tj  $\leq$  150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lim	it Values	Unit	Conditions
			Min.	Max.		
Voltage	S	+	-+			-
4.1.1	Supply voltage	V <sub>S1</sub>	-4.0	45	V	with $10\Omega$ and $1\mu F$
4.1.2	Supply voltage	V <sub>S2</sub>	-0.3	45	V	-
4.1.3	Supply voltage	V <sub>S3</sub>	-0.3	47	V	<i>t</i> <sub>p</sub> <200ms
4.1.4	Voltage range at IHx, ILx, ENA, VCT	V <sub>DP1</sub>	-0.3	18	V	-
4.1.5	Voltage range at ERRx, VOx, VRI, VRO, SCDL	V <sub>DP2</sub>	-0.3	6.0	V	-
4.1.6	Voltage range at ERRx, VRI, SCDL	V <sub>DP3</sub>	-0.3	18	V	with $10k\Omega^{2}$
4.1.7	Voltage range at VOx	V <sub>VO</sub>	-0.3	18.0	V	with $1k\Omega^{2}$
4.1.8	Voltage range at INH	V <sub>INH</sub>	-0.3	18.0	V	-
4.1.9	Voltage range at VS_OA	$V_{\rm VS_OA}$	-0.3	18.0	V	-
4.1.10	Voltage range at SLx	V <sub>SL</sub>	-7	7	V	-
4.1.11	Voltage range at SHx	V <sub>SH</sub>	-7	45	V	-
4.1.12	Voltage range at GLx	$V_{GL}$	-7	18	V	-
4.1.13	Voltage range at GHx	$V_{GH}$	-7	55	V	-
4.1.14	Voltage difference Gxx-Sxx	$V_{GS}$	-0.3	15	V	-
4.1.15	Voltage range at VDH	V <sub>VDH1</sub>	-0.3	55	V	-
4.1.16	Voltage range at VDH	$V_{\rm VDH2}$	-7.0	55	V	R <sub>VDH</sub> =100Ω; 200ms; 10x
4.1.17	Voltage range at VDH	V <sub>VDH3</sub>	-9.0	55	V	R <sub>VDH</sub> =100Ω; 1ms; 10x
4.1.18	Voltage range at VDH	$V_{\rm VDH4}$	-0.3	20	V	V <sub>INH</sub> =low
4.1.19	Voltage range at VDH	V <sub>VDH5</sub>	-0.3	28	V	V <sub>INH</sub> =low; 5min; 3x
4.1.20	Voltage range at VDH	V <sub>VDH6</sub>	-0.3	35	V	V <sub>INH</sub> =low; 400ms; 10x
4.1.21	Voltage range at VDH	V <sub>VDH7</sub>	-5.0	28	V	V <sub>INH</sub> =low; R <sub>VDH</sub> =100Ω; 25°C; 1min; 10x
4.1.22	Voltage range at VDH	V <sub>VDH8</sub>	-7.0	28	V	$V_{\rm INH}$ =low; $R_{\rm VDH}$ =100 $\Omega$ ; 200ms; 10x
4.1.23	Voltage range at VDH	V <sub>VDH9</sub>	-9.0	28	V	$V_{\rm INH}$ =low; $R_{\rm VDH}$ =100 $\Omega$ ; 1ms; 10x



#### Absolute Maximum Ratings (cont'd)<sup>1)</sup>

-40 °C ≤ Tj ≤ 150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

4.1.24			-			
			Min.	Max.		
4.1.25	Voltage range at CL1	V <sub>CL1</sub>	-0.3	25	V	-
	Voltage range at CH1, CB1	V <sub>CH1</sub>	-0.3	25	V	-
4.1.26	Voltage difference CH1-CL1	V <sub>CP1</sub>	-0.3	25	V	-
4.1.27	Voltage range at CL2	V <sub>CL2</sub>	-0.3	25	V	-
4.1.28	Voltage range at CH2, CB2	V <sub>CH2</sub>	-0.3	55	V	-
4.1.29	Voltage range at CB2	V <sub>CB2</sub>	-0.3	60	V	t <sub>P</sub> <1µs; <i>f</i> =50kHz
4.1.30	Voltage difference CH2-CL2	V <sub>CP2</sub>	-0.3	25	V	-
4.1.31	DC voltage difference between VDH and $VS^{3)}$	V <sub>VDHVS</sub>	-2	+2	V	-
4.1.32	Voltage range at ISPx, ISNx	VISI	-5	5	V	-
4.1.33	Output current range at VOx	I <sub>VOx</sub>	-10	10	mA	-
External of	components				I	
4.1.34	Gate resistor	R <sub>G</sub>	2	-	Ω	-
4.1.35	Min. Voltage rating of CB2 capacitor	$V_{\rm CCB2a}$	-20	20	V	-
4.1.36	Min. Voltage rating of CB2 capacitor	V <sub>CCB2b</sub>	-31	+31	V	$V_{\rm S}$ > 20V; $V_{\rm INH}$ =low
Temperat	tures				I	
4.1.37	Junction temperature	$T_{J}$	-40	150	°C	-
4.1.38	Storage temperature	$T_{stg}$	-55	150	°C	-
4.1.39	Lead soldering temperature (1/16" from body)	$T_{\rm sol}$	-	260	°C	-
4.1.40	Peak reflow soldering temperature <sup>4)</sup>	$T_{\rm ref}$	-	260	°C	-
Thermal I	Resistance			I	I	-
4.1.41	Junction to case	$R_{\mathrm{thJC}}$	-	5	K/W	-
ESD Susc	ceptibility			·		
4.1.42	ESD Resistivity <sup>5)</sup>	$V_{ESD}$	-2	2	kV	
4.1.43	ESD Resistivity (charge device model) <sup>6)</sup>	$V_{ESD}$	-	750	V	

Not subject to production test, specified by design.

2) after 50h the chip must be replaced; resistor in series

3) High frequent transient ringing above 1MHz exceeding the +/-2V is allowed

4) Reflow profile IPC/JEDEC J-STD-020C

5) ESD susceptibility HBM according to EIA/JESD 22-A 114B

6) ESD susceptibility CDM according to EIA/JESD 22-C 101

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



# 4.2 Functional Range

Pos.	Parameter	Symbol	Li	mit Values	Unit	Conditions
			Min.	Max.		
4.2.1	Supply voltage <sup>1)</sup>	V <sub>S1</sub>	5.5	20	V	DC
4.2.2	Supply voltage <sup>1)</sup>	V <sub>S2</sub>	5.5	28		<i>T</i> <sub>A</sub> =25°C; <i>t</i> <1min
4.2.3	Duty cycle <sup>2)</sup>	D	0	100	%	-
4.2.4	PWM frequency	$f_{\sf PWM}$	0	25	kHz	Total gate charge 400nC
4.2.5	Quiescent current <sup>3)</sup>	IQ	_	30	μA	V <sub>S</sub> ,V <sub>VDH</sub> <20 ∨
4.2.6	Quiescent current into VDH	$I_{Q_VDH}$	-	30	μA	$V_{\rm VDH}$ <20V; $V_{\rm S}$ pin open
4.2.7	Supply current at Vs	I <sub>Vs</sub>		110 110 90 90	mA	$f_{PWM}=20 kHz$ $Q_{gate}=170 nC:$ $V_{S}=5.5V$ $V_{S}=14V$ $V_{S}=18V$ $V_{S}=20V$
4.2.8	Supply current at Vs (device disabled by ENA)	I <sub>VS(0)</sub>	-	60 40	mA	$V_{\rm S}$ =5.5V 20V; $V_{\rm SHx}$ =0V $V_{\rm S}$ =20V 28V; $V_{\rm SHx}$ =0V
4.2.9	Supply current at VS_OA	I <sub>Vs_OA</sub>	_	30	mA	V <sub>VS_OA</sub> =4.8 5.2V
4.2.10	Current flowing into VDH pin (device not in sleep mode)	I <sub>VDH1</sub>	-	1.5	mA	V <sub>S</sub> =5.5V 20V; V <sub>SHx</sub> =0V
4.2.11	Current flowing into VDH pin (device not in sleep mode)	I <sub>VDH2</sub>	150	650	μA	$V_{\rm S}$ =5.5V 20V; $V_{\rm S}$ = $V_{\rm VDH}$ = $V_{\rm SHx}$ ; $V_{\rm IHx}$ =low
4.2.12	Voltage difference CB2-VDH	$V_{CB2VDH}$	-0.3	20	V	Operation mode
4.2.13	Junction temperature	TJ	-40	150	°C	

1) For proper start up minimum Vs=6.5V is required

2) Duty cycle is referred to the high side input command (IHx); The duty cycles can be driven continuously and fully operational

3) total current consumption from power net (Vs and VDH)

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

Note: If the voltage difference between CB2 and SHx is smaller than 2V during normal operation, there is a risk that the high side output can switch on and off without a corresponding input signal. As soon as this supply voltage recovers and the input signal changes, the output stage is automatically aligned to the input again.



# 4.3 Default State of Inputs

#### Table 1Default State of Inputs

Characteristic	State	Remark
Default state of ILx (if ILx left open -pull down)	Low	Low side MOSFETs off
Default state of IHx (if IHx left open - pull up)	High	High side MOSFETs off
Default state of ENA (if ENA left open - pull down)	Low	Device/outputs disabled
Default state of VCT (if VCT left open - pull up)	High	Device/outputs disabled
Default state of INH (if INH left open - pull down)	Low	Sleep mode, $I_Q$ < 30 µA
Default state of SCDL (if SCDL left open - internal voltage divider)	Тур. 1.4V	-
Default State of sense amplifier output V <sub>OX</sub> (ISPx=ISNx=0V)	Zero ampere equivalent	-
Status of the Device and the Outputs when ENA=INH=high & VCT=low <sup>1)</sup>	Device active and outputs functional	5.528V; No VCC check failure

1) No special start up procedure is required

- Note: The load condition "C=22nF;  $R_{Load}$ =1 $\Omega$ " in the paragraph "Electrical characteristics / Dynamic characteristic" means that  $R_{Load}$  is connected between the output Gxx and the positive terminal of the C. The negative terminal of the C is connected to GND and the corresponding Sxx. The voltage is measured at the positive terminal of the C.
- Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



# 5 Description and Electrical Characteristics

## 5.1 MOSFET Driver

## 5.1.1 Output Stages

The 3 low side and 3 high side powerful push-pull output stages of the TLE7189QK are all floating blocks, each with its own source pin. This allows the direct connection of the output stage to the source of each single MOSFET, allowing a perfect control of each gate-source voltage even when 200A are driven in the bridge with rise and fall times clearly below 1µs.

All 6 output stages have the same output power and thanks to the used charge pump principle they can be switched all up to 30kHz.

Its output stages are powerful enough to drive MOSFETs with 400nC gate charge with approx. 150ns fall and rise times or even to run 12 MOSFETs with 200nC each with fall and rise times of approx. 150ns.

Maximum allowed power dissipation, max. junction temperature and the capabilities of the charge pump limit the use for higher frequencies.

Each output stage has its own short circuit detection block. For more details about short circuit detection see **Chapter 5.2.1**.




Figure 3 Block Diagram of Driver Stages including Short Circuit Detection



# 5.1.2 Operation at Vs<12V - Integrated Charge Pumps

The TLE7189QK provides a feature tailored to the requirements in 12V automotive applications. Often the operation of an application has to be assured even at 9V supply voltage or lower. Normally bridge driver ICs provide in such conditions clearly less than 9V to the gate of the external MOSFETs, increasing their  $R_{DSon}$  and the associated power dissipation.

The TLE7189QK has two charge pump circuitries for external capacitors.

The operation of the charge pumps is independent upon the pulse pattern of the MOSFETs.

The output of the charge pumps are regulated. The first charge pump doubles the supply voltage as long as it is below 8V. At 8V supply voltage and above, charge pump 1 regulates its output to 15V typically. Above 15V supply voltage, the output voltage of charge pump 1 will increase linearly. Yet, the output will not exceed 25V.

Charge pump 2 is regulated as well but it is pumped to the voltage on Vs. Normally VDH and Vs are in the same voltage range. The driver is not designed to have significant different voltages at VDH compared to Vs. This would lead to reduced supply voltages for the high side output stages.

Charge pump 1 supplies the low side MOSFETS and output stages for the low side MOSFETs with sufficient voltage to assure 10V at the MOSFETs' gate even if the supply voltage is below 10V. Charge pump 2 supplies the output stages for the high side MOSFETs with sufficient voltage to assure 10V at the MOSFETs' gate. In addition, the charge pump 1 supplies most of the internal circuits of the driver IC, including charge pump 2. Output of charge pump 1 is the buffer capacitor CB1 which is referenced to GND.

Charge pump 2 supplies the high side MOSFETs and the output stages for the high side MOSFETs with sufficient voltage to assure 10V at the high side MOSFET gate. Output of charge pump 2 is buffer capacitor CB2 which is referenced to VDH.

This concept allows to drive all external MOSFETs in the complete duty cycle range of 0 to 100% without taking care about recharging of any bootstrap capacitors.

This simplifies the use in all applications especially in motor drives with block wise commutation.

The charge pumps are only deactivated when the device is put into sleep mode via INH.

The size of the charge pump capacitors (pump capacitors CPx as well as buffer capacitors CBx) can be varied between  $1\mu$ F and  $4.7\mu$ F. Yet, larger capacitor values result in higher charge pump voltages and less voltage ripple on the charge pump buffer capacitors CBx (which supply the internal circuits as well as the external MOSFETs, pls. see above). Besides the capacitance values the ESR of the buffer capacitors CBx determines the voltage ripple as well. It is recommended to use buffer capacitors CBx that have small ESR.

Pls. see also **Chapter 5.1.3** for capacitor selection.

# 5.1.3 Sleep Mode

When the INH pin is set to low, the driver will be set to sleep mode. The INH pin switches off the complete supply structure of the device and leads finally to an under voltage shut down of the complete driver. Enabling the device with the INH pin means to switch on the supply structure. The device will run through power on reset during wake up. It is recommended to perform a Reset by ENA after Wake up to remove possible ERR signals; Reset is performed by keeping ENA pin low until the charge pump voltages have ramped up.

Enabling and disabling with the INH pin is not very fast. For fast enable / disable the ENA pin is recommended.

When the TLE7189QK is in INH mode (INH is low) or when the supply voltage is not available on the Vs pin, then the driver IC is not supplied, the charge pumps are inactive and the charge pump capacitors are discharged. Pin CB2 (+ terminal of buffer capacitor 2) will decay to GND. When the battery voltage is still applied to VDH (- terminal of buffer capacitor 2) the buffer capacitor 2 will slowly charged to battery voltage, yet with reversed polarity compared to the polarity during regular operation. Hence, it is important to use a buffer capacitor 2 (CB2) that can withstand both, +25 V during operation mode and  $-V_{BAT}$  during INH mode, e.g. a ceramic capacitor. In case of load dump during INH mode, the negative voltage across CB2 will be clamped to -31 V (CB2 referenced to VDH).



## 5.1.4 Electrical Characteristics

#### **Electrical Characteristics MOSFET drivers - DC Characteristics**

 $V_{\rm S}$  = 5.5 to 20V,  $T_{\rm j}$  = -40 to +150 °C,  $f_{\rm PWM}$  < 25kHz, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
5.1.1	Low level output voltage	$V_{G_{LL}}$	-	-	0.2	V	I <sub>Load</sub> =30mA
5.1.2	High level output voltage	$V_{\rm G_{HL1}}$	9	-	13	V	V <sub>S</sub> =8 20V;
							$I_{Load}$ =-2mA
5.1.3	High level output voltage, Low Side	$V_{G_{HL2}}$	7.5	-	13	V	V <sub>S</sub> =5.5 8V;
							I <sub>Load</sub> =-2mA
5.1.4	High level output voltage, High Side	$V_{G_{HL3}}$	6.5	-	13	V	V <sub>S</sub> =5.5 8V;
<u> </u>		117			1.0	V	$I_{\text{Load}}$ =-2mA
5.1.5	High level output voltage difference	$dV_{G_H}$	-	-	1.0	v	$I_{\text{Load}}$ =-100mA; $V_{\text{S}}$ =20V
5.1.6	Gate drive output voltage	V <sub>GS_D</sub>	_	_	0.2	V	$V_{\text{ENA}}$ =low or
		' GS_D			•	-	$V_{\rm VCT}$ =high;
							5.5V <v<sub>S&lt;28V</v<sub>
							$I_{Load}$ =10mA
5.1.7	Gate drive output voltage	V <sub>GS1</sub>	-	-		V	UVLO; V <sub>S</sub> <=5.5V;
	Tj=-40°C				1.4		$I_{Load}$ =2mA
	Tj=25°C				1.2		
<u></u>	Tj=150°C	17			1.0	V	Ourse velte se es
5.1.8	Gate drive output voltage high side Tj=-40°C	$V_{GS2}$	-	-	1.4	V	Over voltage or $V_{\rm S}$ =open or
	Tj=25°C				1.4		$V_{\rm S}$ =0perfor $V_{\rm INH}$ =low;
	Tj=150°C				1.0		$I_{\text{Load}}$ =2mA
5.1.9	Gate drive output voltage low side	V <sub>GS3</sub>	_	_	0.2	V	Over voltage;
		000					I <sub>Load</sub> =2mA
5.1.10	Gate drive output voltage low side <sup>1)</sup>	$V_{\rm GS3}$	-	1.7	-	V	SLx open;
							$V_{\rm S}$ =open; $V_{\rm INH}$ =low;
							I <sub>GLx</sub> =10μA
5.1.11	Gate drive output voltage low side <sup>1)</sup>	$V_{GS3}$	-	1.1	-	V	SLx open;
							$V_{\rm S}$ =open; $V_{\rm INH}$ =low;
5.1.12	Low level input voltage of Ixx, ENA	V			1.0	V	I <sub>GLx</sub> =3μA
5.1.12	High level input voltage of Ixx, ENA		2.0		1.0	V	
5.1.14	Input hysteresis of IHx, ILx, ENA	$\frac{V_{\rm I_{HL}}}{dV_{\rm I1}}$	50			mV	V <sub>S</sub> =5.5 8V
5.1.15	Input hysteresis of IHx, ILx, ENA	$dV_{12}$	100	200		mV	V <sub>S</sub> =8 20V
5.1.16	Low level input voltage of INH	$V_{1_{\text{LL}}}$	-	_	0.75	V	-
5.1.17	High level input voltage of INH	$V_{1_{\text{HL}}}$	2.1	_	_	V	_
5.1.18	IHx pull up resistor	R <sub>IHx</sub>	18	30	42	kΩ	V <sub>IHx</sub> <5.5V
5.1.19	ILx pull down resistor	R <sub>ILx</sub>	18	30	42	kΩ	V <sub>ILx</sub> <5.5V
5.1.20	INH, ENA pull down resistor	R <sub>INEN</sub>	27	45	70	kΩ	$V_{\text{INH}}; V_{\text{ENA}} < 5.5 \text{V}$
	, , , , , , , , , , , , , , , , , , , ,	INCIN	1		-	1	



#### **Electrical Characteristics MOSFET drivers - DC Characteristics**

 $V_{\rm S}$  = 5.5 to 20V,  $T_{\rm j}$  = -40 to +150 °C,  $f_{\rm PWM}$  < 25kHz, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.1.22	Output bias current SHx	I <sub>SHx</sub>	-1.6	-1.0	-0.3	mA	V <sub>S</sub> =5.520V; V <sub>SHx</sub> =0(V <sub>S</sub> +1)
5.1.23	Output bias current SLx	I <sub>SLx</sub>	-1.6	-1.0	-0.3	mA	V <sub>S</sub> =5.520V; V <sub>SLx</sub> =07V

#### **Electrical Characteristics MOSFET drivers - Dynamic Characteristics**

 $V_{\rm S}$  = 5.5 to 20V,  $T_{\rm j}$  = -40 to +150 °C,  $f_{\rm PWM}$  < 25kHz, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.1.24	Fixed internal dead time	t <sub>DT</sub>	220	400	600	ns	-
5.1.25	Turn on current, peak	$I_{\rm G(on)1}$	_	1.5	-	A	$ \begin{array}{c} V_{\rm Gxx} \hbox{-} V_{\rm Sxx} \hbox{=} 0 {\rm V}; \\ V_{\rm S} \hbox{=} 820 {\rm V}; \\ C_{\rm Load} \hbox{=} 22 {\rm nF}; \\ R_{\rm Load} \hbox{=} 1 \Omega \end{array} $
5.1.26	Turn on current, peak	$I_{\rm G(on)2}$	_	0.8	-	A	$ \begin{array}{l} V_{\rm Gxx} - V_{\rm Sxx} = 0 \mbox{V}; \\ V_{\rm S} = 5.58 \mbox{V}; \\ C_{\rm Load} = 22 \mbox{nF}; \\ R_{\rm Load} = 1 \mbox{\Omega} \end{array} $
5.1.27	Turn off current, peak	$I_{\rm G(off)}$	_	1.5	-	A	$V_{\rm Gxx}\text{-}V_{\rm Sxx}\text{=}10\text{V};$ $V_{\rm S}\text{=}820\text{V};$ $C_{\rm Load}\text{=}22\text{nF};$ $R_{\rm Load}\text{=}1\Omega$
5.1.28	Rise time (20-80%) $T_{j} = -40^{\circ}C$ $T_{j} = 25^{\circ}C$ $T_{j} = 150^{\circ}C$	t <sub>G_rise</sub>	_	150	400 400 700	ns	$C_{\text{Load}}$ =22nF; $R_{\text{Load}}$ =1 $\Omega$
5.1.29	Fall time (20-80%) $T_{j} = -40^{\circ}C$ $T_{j} = 25^{\circ}C$ $T_{j} = 150^{\circ}C$	t <sub>G_fall</sub>	-	150	230 230 500	ns	$C_{\text{Load}}$ =22nF; $R_{\text{Load}}$ =1 $\Omega$ ;
5.1.30	Input propagation time (low on)	t <sub>P(ILN)</sub>	90	190	290	ns	$C_{\text{Load}}$ =22nF;
5.1.31	Input propagation time (low off)	t <sub>P(ILF)</sub>	0	100	200	ns	$R_{\text{Load}}$ =1 $\Omega$
5.1.32	Input propagation time (high on)	t <sub>P(IHN)</sub>	90	190	290	ns	
5.1.33	Input propagation time (high off)	t <sub>P(IHF)</sub>	0	100	200	ns	
5.1.34	Absolute input propagation time difference (all channels turn on)	t <sub>P(an)</sub>	-	-	70	ns	
5.1.35	Absolute input propagation time difference (all channels turn off)	t <sub>P(af)</sub>	-	-	70	ns	



#### **Electrical Characteristics MOSFET drivers - Dynamic Characteristics**

 $V_{\rm S}$  = 5.5 to 20V,  $T_{\rm j}$  = -40 to +150 °C,  $f_{\rm PWM}$  < 25kHz, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.1.36	Absolute input propagation time difference (1channel high off - low on)	t <sub>P(1hfln)</sub>	40	-	180	ns	$C_{\text{Load}}$ =22nF; $R_{\text{Load}}$ =1 $\Omega$
5.1.37	Absolute input propagation time difference (1channel low off - high on)	t <sub>P(1lfhn)</sub>	40	-	180	ns	
5.1.38	Absolute input propagation time difference (all channel high off - low on)	t <sub>P(ahfln)</sub>	40	-	180	ns	
5.1.39	Absolute input propagation time difference (all channel low off - high on)	t <sub>P(alfhn)</sub>	40	-	180	ns	
5.1.40	Wake up time; INH low to high	t <sub>INH_Pen1</sub>	-	-	20	ms	Driver fully functional; $V_{\rm S}$ =6.58V; $V_{\rm ENA}$ =low; $C_{\rm CPx}$ = $C_{\rm CBx}$ =4.7µF
5.1.41	Wake up time; INH low to high	t <sub>INH_Pen2</sub>	-	-	10	ms	Driver fully functional; $V_{\rm S}$ =820V; $V_{\rm ENA}$ =low; $C_{\rm CPx}$ = $C_{\rm CBx}$ =4,7µF
5.1.42	Wake up time logic functions; INH low to high	t <sub>INH_log</sub>	-	-	10	ms	Driver fully functional; $V_{\rm S}$ =6.58V; $V_{\rm ENA}$ =low; $C_{\rm CPx}$ = $C_{\rm CBx}$ =4,7µF
5.1.43	Wake up time logic functions; INH low to high	t <sub>INH_log</sub>	-	-	5	ms	Driver fully functional; $V_{\rm S}$ =820V; $V_{\rm ENA}$ =low; $C_{\rm CPx}$ = $C_{\rm CBx}$ =4,7µF
5.1.44	INH propagation time to disable the output stages	t <sub>INH_Pdi1</sub>	-	-	10	μs	V <sub>S</sub> =5.58V
5.1.45	INH propagation time to disable the output stages	t <sub>INH_Pdi2</sub>	-	-	8	μs	V <sub>S</sub> =820V
5.1.46	INH propagation time to disable the entire driver IC	t <sub>INH_Pdi3</sub>	-	-	300	μs	-
5.1.47	Supply voltage $V_s$ for Wake up	$V_{\rm VsWU}$	6.5	-	-	V	diagnostic, OpAmp working
5.1.48	Charge pump frequency	f <sub>CP</sub>	38	55	72	kHz	-



# 5.2 Protection and Diagnostic Functions

## 5.2.1 Short Circuit Protection

The TLE7189QK provides a short circuit protection for the external MOSFETs. It is a monitoring of the drainsource voltage of the external MOSFETs. As soon as this voltage is higher than the short circuit detection limit, a capacitor will be charged. The high side and the low side output stage of the same half bridge use the same capacitor (see **Figure 3**). This capacitor is discharged permanently with a current which is about 2 times smaller than the charging current. This charging and discharging ratio is specified with the help of duty cycle where a short is detected or not detected.

After a delay of about 12µs all external MOSFETs will be switched off until the driver is reset by the ENA pin. The error flag is set.

The drain-source voltage monitoring of the short circuit detection for a certain external MOSFET is active as soon as the corresponding input is set to "on" and the dead time is expired.

The short circuit detection level is adjustable in an analogue manner by the voltage setting at the SCDL pin. There is a 1:1 translation between the voltage applied to the SCDL pin and the drain-source voltage limit. E.g. to trigger the SCD circuit at 1V drain-source voltage, the SCDL pin must be set to 1V as well. The drain-source voltage limit can be chosen between 0.7 ... 2.5V.

If the SCDL pin is left open, the short circuit detection level will be set internally to a specified value. In case SCDL is connected to GND the detection level is low. If SCDL is connected to 3.3V, the detection level is about 3.2V.

In the TLE7189QK the short circuit detection functionality can be tested by setting the SCDL pin to voltages lower than 0.4V, switching off the low side MOSFETs and switching on one or more high side MOSFETs. In this test, a short circuit will be detected even without current in the external MOSFET (VDH-SHx >  $V_{\text{TSCD1}}$ ).

This test function can be used as well to detect an open VDH pin. If VDH is open during this test, no SCD error will be reported.

A setting of 5V at the SCDL pin will disable the short circuit protection function.

# 5.2.2 Dead Time and Shoot Through Protection

In bridge applications it has to be assured that the external high side and low side MOSFETs are not "on" at the same time, connecting directly the battery voltage to GND. The dead time generated in the TLE7189QK is fixed to a minimum value. This function assures a minimum dead time if the input signals coming from the  $\mu$ C are faulty. The exact dead time of the bridge is usually controlled by the PWM generation unit of the  $\mu$ C.

In addition to this dead time, the TLE7189QK provides a locking mechanism, avoiding that both external MOSFETs of one half bridge can be switched on at the same time. This functionality is called shoot through protection.

If the command to switch on both high and low side switches in the same half bridge is given at the input pins, the command will be ignored. The conflicting input signals will not generate an error message.

# 5.2.3 Under Voltage Shut Down

The TLE7189QK has an integrated under voltage shut down, to assure that the behavior of the device is predictable in all voltage ranges.

If the voltage of a charge pump buffer capacitors CBx reaches the under voltage shut down level for a minimum specified filter time, the gate-source voltage of all external MOSFETs will be actively pulled to low. In this situation the short circuit detection of this output stage is deactivated to avoid a latching shut down of the driver.

As soon as the charge pump buffer voltage recovers, the output stage condition will be aligned to the input patterns automatically. This allows to continue operation of the motor in case of under voltage shut down without a reset by the  $\mu$ C.



Under voltage shut down will not occur when  $V_{\rm S}$  > 6V,  $Q_{\rm G}$  < 250nC,  $f_{\rm PWM}$  < 25kHz, and the charge pump capacitors Cxx = 4.7  $\mu$ F.

# 5.2.4 Over Voltage Shut Down

The TLE7189QK has an integrated over voltage shut down to avoid destruction of the IC at high supply voltages. The voltage is measured at the Vs and the VDH pin. When one of them or all of them exceed the over voltage shut down level for more than the specified filter time then the external MOSFETs are switched off. In addition, over voltage will shut down the charge pumps and will discharge the charge pump capacitors. This results in an under voltage condition which will be indicated on the ERRx pins. During over voltage shut down the external MOSFETs and the charge pumps remain off until a reset is performed.

# 5.2.5 Over Temperature Warning

If the junction temperature is exceeding typ. 155°C an error signal is given as warning. The driver IC will continue to operate in order not to disturb the application.

The warning is removed automatically when the junction temperature is cooling down.

It is in the responsibility of the user to protect the device against over temperature destruction.

# 5.2.6 VCC Check

To assure a high level of system safety, the TLE7189QK provides an VCC check.

The 5.0V system supply connected to the VS\_OA pin is checked by an internally monitoring for over- and under voltage. An internal filter time is integrated to avoid faulty triggering.

The VCC check is active when the signal on the ENA pin is high and inactive when ENA signal is low (=driver IC disabled).

In case of under- or over voltage at VS\_OA, the VCC check will disable the driver IC and is latched. To restart the output stages, a reset has to be performed with the ENA pin.

The VCT pin decides about the over voltage and under voltage detection level.

# 5.2.7 ERR Pins

The TLE7189QK has two status pins to provide diagnostic feedback to the  $\mu$ C. The outputs of these pins are 5V push pull stages, they are either High or Low.

INH	ENA	ERR1	ERR2	Driver conditions
High	High	Low	Low	Under voltage or VCC check error
High	High	Low	High	Over temperature or over voltage
High	High	High	Low	Short circuit detection
High	High	High	High	No errors observed
High	Low	High	High	No errors will be reported (except OT warning & undervoltage shutdown)
Low	Х	Low	Low	ERR output tristate - low secured by pull down

Table 2Overview of error conditions

 Table 3
 Behavior at different error conditions

Error condition	restart behavior	Shuts down
Short circuit detection	Latch, reset must be performed at ENA pin	All external Power -MOSFETs
Under voltage	Auto restart	All external Power -MOSFETs
Over voltage	Latch, reset must be performed at ENA pin	All external Power -MOSFETs



Error condition	restart behavior	Shuts down
Over temperature warning	Self clearing	Nothing
VCC check	Latch, reset must be performed at ENA pin	All external Power -MOSFETs

Note: All errors do NOT lead to sleep mode. Sleep mode is only initiated with the INH pin. The latch and restart behavior allows to distinguish between the different error types combined at the ERR signals.

#### Table 4Priorisation of Errors

Priority	Error
1	VCC check
2	Short circuit detection
3	Under voltage detection
4	Over voltage detection
5	Over temperature

#### Reset of ERROR registers and Disable

The TLE7189QK can be reseted with the help of the enable pin ENA. If the ENA pin is pulled to low for a specified minimum time, the error registers are cleared and the external MOSFETs are switched off actively.

During disable only the errors under voltage shut down and over temperature warning are shown. Other errors are not displayed.

#### 5.2.8 Electrical Characteristics

#### **Electrical Characteristics - Protection and diagnostic functions**

 $V_{\rm S}$  = 5.5 to 20V,  $T_{\rm j}$  = -40 to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
Over to	emperature	L						
5.2.1	Over temperature warning	T <sub>j(OW)</sub>	135	155	175	°C	-	
5.2.2	Hysteresis for over temperature warning	$dT_{j(OW)}$	-	20	-	°C	-	
Short	circuit detection							
5.2.3	Filter time of short circuit protection	t <sub>SCP(off)</sub>	8	12	16	μs	Default	
5.2.4	Maximum duty cycle for no SCD <sup>1)</sup>	$D_{ m SCDmax}$	-	-	30	%	$f_{PWM}$ =100kHz at IHx or ILx and at static applied SC	
5.2.5	minimum duty cycle for periodic SCD <sup>1)</sup>	$D_{ m SCDmin}$	70	-	-	%	$f_{PWM}$ =100 kHz at IHx or ILx and at static applied SC	
5.2.6	Voltage range on VSCD pin to adjust the Vds limit	$V_{ m SCDLa1}$	0.7	-	2.5	V	Short circuit detection is active	
5.2.7	Short circuit detection level	$V_{ m SCDLa2}$	2.64	-	3.63	V	Short circuit detection is active $V_{\text{SCDL}}$ =3.3V	



#### Electrical Characteristics - Protection and diagnostic functions (cont'd)

 $V_{\rm S}$  = 5.5 to 20V,  $T_{\rm j}$  = -40 to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
5.2.8	Short circuit disable voltage at VSCD pin	$V_{\rm SCDL(dis)}$	4.5	-	5.5	V	Short circuit detection is disabled	
5.2.9	Accuracy of SCD (V <sub>SCDL</sub> /V <sub>DS(off)</sub> )	$A_{\rm SC(off)1}$	0.85	-	1.15	-	$V_{\rm SCDL(off)}$ set to 1 2.5V	
5.2.10	Accuracy of SCD (V <sub>SCDL</sub> /V <sub>DS(off)</sub> )	$A_{\rm SC(off)2}$	0.7	-	1.3	-	$V_{\text{SCDL(off)}}$ set to 0.7 1V	
5.2.11	SCDL pull up resistor	R <sub>SCDU</sub>	-	400	_	kΩ	Not tested	
5.2.12	SCDL pull down resistor	R <sub>SCDD</sub>	_	160	_	kΩ	Not tested	
5.2.13	SCDL default voltage	$V_{\rm SCDLop}$	-	1.4	_	V	Open pin	
Test of	short circuit detection	· ·	1					
5.2.14	SCDL voltage for SCD test activation	V <sub>SCDT</sub>	-	-	0.4	V	-	
5.2.15	Filter time for SCD test activation	t <sub>SCDT</sub>	0.5	2.5	_	μs	-	
5.2.16	VDH-SHx voltage for SCD detection in SCD test mode	V <sub>TSCD1</sub>	-80	-	-	mV		
5.2.17	VDH-SHx voltage with no SCD detection in SCD test mode	V <sub>TSCD2</sub>	-	-	-350	mV		
ERR pi	ns	-	1		Į			
5.2.18	High level output voltage of ERRx	$V_{OHERR}$	4.0	_	5.2	V	$I_{\text{Load}}$ = -0.2mA	
5.2.19	Low level output voltage of ERRx	$V_{OLERR}$	-0.1	-	0.4	V	$I_{\text{Load}}$ = 0.2mA	
5.2.20	ERR pull down resistor	R <sub>ERR</sub>	2.7	-	112	kΩ	$V_{\rm ERR}$ <5.5V; $V_{\rm INH}$ =low	
5.2.21	Propagation time difference ERR1 and ERR2	$t_{\rm PD(ERR)}$	-	-	200	ns	-	
Over- a	nd under voltage				U	<b>I</b>		
5.2.22	Over voltage shut down	$V_{\rm OV(off)}$	28	-	33	V	-	
5.2.23	Over voltage shut down at VDH	$V_{\rm OV(off)}$	28	-	32.7	V	-	
5.2.24	Over voltage filter time	t <sub>OV</sub>	30	-	60	μs	-	
5.2.25	Under voltage shut down CB1	V <sub>UV1</sub>	7.4	8.2	9.0	V	CB1 to GND	
5.2.26	Under voltage shut down CB2	V <sub>UV2</sub>	4.6	-	6.8	V	CB2 to VDH	
5.2.27	Hysteresis of under voltage shut down on CB1 and CB2	V <sub>HUV1,2</sub>	-	1.0	-	V	-	
5.2.28	Under voltage filter time on CB1 and CB2	t <sub>UV</sub>	3.5	5	7	μs	-	
Enable	and reset		1	I	I		1	
5.2.29	Reset time to clear ERR registers	t <sub>Res1</sub>	3.0	-	-	μs	_	
5.2.30	Low time of ENA signal without reset	t <sub>Res0</sub>	-	-	1.0	μs	-	



#### Electrical Characteristics - Protection and diagnostic functions (cont'd)

 $V_{\rm S}$  = 5.5 to 20V,  $T_{\rm j}$  = -40 to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	I	_imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
5.2.31	ENA propagation time (for enable / disable)	t <sub>PENA</sub>	-	-	4.0	μs	-
5.2.32	Return time to normal operation at auto-restart	t <sub>AR</sub>	-	-	1.0	μs	-
VCC CH	neck						
5.2.33	Under voltage detection level	V <sub>VCU</sub>	4.3	-	4.7	V	$V_{\rm VCT}$ =low
5.2.34	Over voltage detection level	V <sub>VCOI</sub>	5.3	-	5.8	V	$V_{\rm VCT}$ =low
5.2.35	Over voltage detection level	$V_{\rm VCOh}$	3.3	-	4.3	V	$V_{\rm VCT}$ =high
5.2.36	Over- and under voltage filter time	t <sub>VC</sub>	10	_	25	μs	-
5.2.37	Low level input voltage of VCT	$V_{\rm VCT\_LL}$	-	-	1.0	V	-
5.2.38	High level input voltage of VCT	V <sub>VCT_HL</sub>	2.0	-	-	V	_
5.2.39	VCT pull up resistor	R <sub>VCT</sub>	27	45	70	kΩ	$V_{\rm VCT}$ <5.5V
5.2.40	Filter time for VCT test	t <sub>VCT</sub>	1.3	2	3.0	μs	-

 Parameters describe the behavior of the internal SCD circuit. Therefore only internal delay times are considered. In application dead-/ delay times determined by application circuit (switching times of MOSFETs, adjusted dead time) have to be considered as well.



# 5.3 Shunt Signal Conditioning

The TLE7189QK incorporates three fast and precise operational amplifiers for conditioning and amplification of the shunt signals sensed in the three phases. Additionally, one reference bias buffer is integrated to provide an adjustable bias reference for the three OpAmps. The voltage divider on the VRI pin should be less than 50 k $\Omega$ , the filtering capacitor less than 1.2  $\mu$ F - if needed at all. The gain of the OpAmps is adjustable by external resistors within a range of 5 to 15.

When  $V_{\text{ISP}} = V_{\text{ISN}}$ , VO provides the reference voltage  $V_{\text{VRO}}$ .  $V_{\text{VRO}}$  is normally half of the regulated voltage provided from an external voltage regulator for the ADC used to read the current sense signal. The additional buffer allows bi-directional current sensing and permits the adaptation of the reference bias to different  $\mu$ C I/O voltages. The reference buffer assures a stable reference voltage even in the high frequency range.

The reference bias buffer is used for all of the OpAmps. The OpAmps of the TLE7189QK demonstrate low offset voltages and very little drift over temperature, thus allowing accurate phase current measurements.




Figure 4 Shunt Signal Conditioning Block Diagram



# 5.3.1 Electrical Characteristics

#### Electrical Characteristics - Current sense signal conditioning

 $V_{\rm S}$  = 5.5 to 20V,  $V_{\rm VSOA}$  = 5V,  $T_{\rm j}$  = -40 to +150 °C,  $f_{\rm PWM}$  < 25kHz, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
5.3.1	Series resistors	R <sub>RS</sub>	100	500	1000	Ω	-	
5.3.2	Resistor ratio (gain ratio)	$R_{\rm Rfb}/R_{\rm RS1}$	5	-	20	-	-	
5.3.3	Resistor ratio (gain ratio)	$R_{\rm Rfb}/R_{\rm RS2}$	3	-	20	-	1k $\Omega$ and 200pF at VOx	
5.3.4	Input differential voltage (ISPx - ISNx)	V <sub>IDR</sub>	-800	-	800	mV	-	
5.3.5	Input voltage (Both Inputs - GND) (ISP - GND) or (ISN -GND)	V <sub>LL1</sub>	-800	-	2200	mV	V <sub>S</sub> =8 20V	
5.3.6	Input voltage (Both Inputs - GND) (ISP - GND) or (ISN -GND)	V <sub>LL2</sub>	-800	-	1500	mV		
5.3.7	Input offset voltage of the I-DC link OpAmp, including drift over temperature range	V <sub>IO1</sub>	-1.58	-	1.28	mV	$R_{\rm RS}$ =500Ω; $V_{\rm CM}$ =0V; $V_{\rm O}$ =1.65V; $V_{\rm RI}$ =1.65V	
5.3.8	Input offset voltage of reference buffer	V <sub>IO2</sub>	-3	-	2	mV	-	
5.3.9	VRI input range	V <sub>RI</sub>	1.2	_	2.6	V	_	
5.3.10	Input bias current	I <sub>IB</sub>	-300	-	-70	μA	$V_{\rm CM}$ =0V; $V_{\rm O}$ =open	
5.3.11	Input bias current of reference buffer	I <sub>IBRB</sub>	0.6	1.4	2.4	μA	V <sub>RI</sub> =1.65V	
5.3.12	High level output voltage of VOx	V <sub>OH</sub>	4.0	-	4.5	V	$V_{\rm RI}$ =1.2 2.6V; $I_{\rm OH}$ =-3mA;	
5.3.13	Low level output voltage of VOx	V <sub>OL</sub>	-0.1	-	0.2	V	V <sub>RI</sub> =1.2 2.6V; I <sub>ОН</sub> =3mA	
5.3.14	Output voltage of VOx	V <sub>OR</sub>	1.623	1.65	1.668	V	$V_{\rm IN(SS)}$ =0V; Gain=15; $V_{\rm RI}$ =1.65V	
5.3.15	Output short circuit current	I <sub>SC</sub>	5	-	-	mA	-	
5.3.16	Differential input resistance <sup>1)</sup>	R <sub>RI</sub>	100	-	-	kΩ	-	
5.3.17	Common mode input capacitance <sup>1)</sup>	I <sub>SC</sub>	-	-	10	pF	10kHz	
5.3.18	Common mode rejection ratio at DC CMRR = 20*Log((Vout_diff/Vin_diff) * (Vin_CM/Vout_CM))	CMRR	80	-	-	db	_	
5.3.19	Common mode suppression <sup>2)</sup> with CMS = 20*Log(Vout_CM/Vin_CM) Freq =100kHz Freq = 1MHz Freq = 10MHz	CMS	-	62 43 33	-	db	$V_{\rm IN}$ =360mV* sin(2* $\pi$ *freq*t); $R_{\rm RS}$ =500 $\Omega$ ; $R_{\rm Rfb}$ =7500 $\Omega$ ; $V_{\rm VRI}$ =1.65, 2.5V	



#### Electrical Characteristics - Current sense signal conditioning (cont'd)

 $V_{\rm S}$  = 5.5 to 20V,  $V_{\rm VSOA}$  = 5V,  $T_{\rm j}$  = -40 to +150 °C,  $f_{\rm PWM}$  < 25kHz, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.3.20	Slew rate	I <sub>SC</sub>	-	10	-	V/µs	Gain>= 5; $R_{Load}$ =1.0k $\Omega$ ; $C_{Load}$ =500pF
5.3.21	Large signal open loop voltage gain (DC)	$A_{OL}$	80	100	-	dB	-
5.3.22	Unity gain bandwidth	GBW	12	22	-	MHz	$R_{\text{Load}}$ =1k $\Omega$ ; $C_{\text{Load}}$ =100pF
5.3.23	Phase margin <sup>1)</sup>	Ф <sub>М</sub>	-	50	-	0	Gain>= 5; $R_{Load}$ =1k $\Omega$ ; $C_{Load}$ =100pF
5.3.24	Gain margin <sup>1)</sup>	A <sub>M</sub>	-	12	-	db	$R_{\text{Load}}$ =1k $\Omega$ ; $C_{\text{Load}}$ =100pF
5.3.25	Bandwidth	BW <sub>G</sub>	1.6	-	-	MHz	Gain=15; $R_{\text{Load}}$ =1k $\Omega$ ; $C_{\text{Load}}$ =500pF; $R_{\text{s}}$ =500 $\Omega$
5.3.26	Output settle time to 98%	t <sub>set</sub>	-	1	1.8	μs	Gain=15;
5.3.27	Output rise time 10% to 90%	t <sub>Irise</sub>	_	-	1	μs	$R_{\text{Load}} = 1 \text{k}\Omega;$
5.3.28	Output fall time 90% to 10%	t <sub>lfall</sub>	-	-	1	μs	$C_{Load}$ =500pF; 0.2< $V_{VO}$ < 4.0V; $R_{RS}$ =500Ω

1) Not subject to production test; specified by design

2) Without considering any offsets such as input offset voltage, internal miss match and assuming no tolerance error in external resistors.



#### **Application Description**

# 6 Application Description

In the automotive sector there are more and more applications requiring high performance motor drives, such as electro-hydraulic or electric power steering. In these applications 3 phase motors, synchronous and asynchronous, are used, combining high output performance, low space requirements and high reliability.




Figure 5 Application Circuit - TLE7189QK

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.



#### **Application Description**

# 6.1 Layout Guide Lines

Please refer also to the simplified application example.

- Three separated bulk capacitors C<sub>B</sub> should be used one per half bridge
- Three separated ceramic capacitors C<sub>C</sub> should be used one per half bridge
- Each of the 3 bulk capacitors C<sub>B</sub> and each of the 3 ceramic capacitors C<sub>C</sub> should be assigned to one of the half bridges and should be placed very close to it
- The components within one half bridge should be placed close to each other: high side MOSFET, low side MOSFET, bulk capacitor C<sub>B</sub> and ceramic capacitor C<sub>C</sub> (C<sub>B</sub> and C<sub>C</sub> are in parallel) and the shunt resistor form a loop that should be as small and tight as possible. The traces should be short and wide
- The three half bridges can be separated; yet, when there is one common GND referenced shunt resistor for the three half bridges the sources of the three low side MOSFETs should be close to each other and close to the common shunt resistor
- VDH is the sense pin used for short circuit detection; VDH should be routed (via Rvdh) to the common point of the drains of the high side MOSFETs to sense the voltage present on drain high side
- CB2 is the buffer capacitor of charge pump 2; its negative terminal should be routed to the common point of the drains of the high side MOSFETs as well this connection should be low inductive / resistive
- Additional R-C snubber circuits (R and C in series) can be placed to attenuate/suppress oscillations during switching of the MOSFETs, there may be one or two snubber circuits per half bridge, R (several Ohm) and C (several nF) must be low inductive in terms of routing and packaging (ceramic capacitors)
- the exposed pad on the backside of the LQFP is recommended to connect to GND



Package Outlines

# 7 Package Outlines




Figure 6 PG-LQFP-64

#### Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



#### **Revision History**

# 8 Revision History

Version	Date	Changes
V2.2	2016-01-28	package adjustments
V2.1	2012-11-28	marking typo fix, cover update
V2.0	2009-07	-

Edition 2016-01-28

Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG

all Rights Reserved.

#### Legal Disclaimer

PRO-SIL<sup>™</sup> is a Registered Trademark of Infineon Technologies AG. The PRO-SIL<sup>™</sup> Trademark designates Infineon products which contain SIL Supporting Features.SIL Supporting Features are intended to support the overall System Design to reach the desired SIL (according to IEC61508) or A-SIL (according to ISO26262) level for the Safety System with high efficiency. SIL respectively A-SIL certification for such a System has to be reached on system level by the System Responsible at an accredited Certification Authority.

SIL stands for Safety Integrity Level (according to IEC 61508)

A-SIL stands for Automotive-Safety Integrity Level (according to ISO 26262)

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.