

# ADC108S102 8-Channel, 500 kSPS to 1 MSPS, 10-Bit A/D Converter

Check for Samples: ADC108S102

### **FEATURES**

- · Eight Input Channels
- Variable Power Management
- Independent Analog and Digital Supplies
- SPI/QSPI/MICROWIRE/DSP Compatible
- Packaged in 16-Lead TSSOP

### **KEY SPECIFICATIONS**

- Conversion Rate: 500 kSPS to 1 MSPS
- DNL (VA = VD = 5.0 V): ±0.5 LSB (max)
- INL (VA = VD = 5.0 V): ±0.5 LSB (max)
- Power Consumption:
  - 3V Supply 2.1 mW (typ)
  - 5V Supply 9.4 mW (typ)

#### **APPLICATIONS**

- Automotive Navigation
- Portable Systems
- Medical Instruments
- Mobile Communications
- Instrumentation and Control Systems

# **DESCRIPTION**


The ADC108S102 is a low-power, eight-channel CMOS 10-bit analog-to-digital converter specified for conversion throughput rates of 500 kSPS to 1 MSPS. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept up to eight input signals at inputs IN0 through IN7.

The output serial data is straight binary and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE, and many common DSP serial interfaces.

The ADC108S102 may be operated with independent analog and digital supplies. The analog supply ( $V_A$ ) can range from +2.7V to +5.25V, and the digital supply ( $V_D$ ) can range from +2.7V to  $V_A$ . Normal power consumption using a +3V or +5V supply is 2.1 mW and 9.4 mW, respectively. The power-down feature reduces the power consumption to 0.09  $\mu$ W using a +3V supply and 0.30  $\mu$ W using a +5V supply.

The ADC108S102 is packaged in a 16-lead TSSOP package. Operation over the extended industrial temperature range of -40°C to +105°C is ensured.

### **Connection Diagram**




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc..

All other trademarks are the property of their respective owners.



# **Block Diagram**



# PIN DESCRIPTIONS and EQUIVALENT CIRCUITS

Pin No.	Symbol	Equivalent Circuit	Description
ANALOG I/O			•
4 - 11	IN0 to IN7		Analog inputs. These signals can range from 0V to V <sub>REF</sub> .
DIGITAL I/O			
16	SCLK		Digital clock input. The specified performance range of frequencies for this input is 8 MHz to 16 MHz. This clock directly controls the conversion and readout processes.
15	DOUT		Digital data output. The output samples are clocked out of this pin on the falling edges of the SCLK pin.
14	DIN		Digital data input. The ADC108S102's Control Register is loaded through this pin on rising edges of the SCLK pin.
1	<u>cs</u>		Chip select. On the falling edge of $\overline{\text{CS}}$ , a conversion process begins. Conversions continue as long as $\overline{\text{CS}}$ is held low.
POWER SUF	PPLY		
2	V <sub>A</sub>		Positive analog supply pin. This voltage is also used as the reference voltage. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with 1 µF and 0.1 µF monolithic ceramic capacitors located within 1 cm of the power pin.
13	V <sub>D</sub>		Positive digital supply pin. This pin should be connected to a +2.7V to $V_A$ supply, and bypassed to GND with a 0.1 $\mu$ F monolithic ceramic capacitor located within 1 cm of the power pin.
3	AGND		The ground return for the analog supply and signals.
12	DGND		The ground return for the digital supply and signals.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)

Abbolate maximani itatings		
Analog Supply Voltage V <sub>A</sub>		-0.3V to 6.5V
Digital Supply Voltage V <sub>D</sub>		-0.3V to V <sub>A</sub> + 0.3V, max 6.5V
Voltage on Any Pin to GND		-0.3V to V <sub>A</sub> +0.3V
Input Current at Any Pin (3)		±10 mA
Package Input Current <sup>(3)</sup>		±20 mA
Power Dissipation at T <sub>A</sub> = 25°C		See (4)
ESD Susceptibility <sup>(5)</sup>	Human Body Model	2500V
	Machine Model	250V
For soldering specifications, see product fo	lder at http://www.ti.com/lit/SNOA549	
Junction Temperature		+150°C
Storage Temperature		−65°C to +150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) When the input voltage at any pin exceeds the power supplies (that is, V<sub>IN</sub> < AGND or V<sub>IN</sub> > V<sub>A</sub> or V<sub>D</sub>), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (4) The absolute maximum junction temperature (T<sub>J</sub>max) for this device is 150°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>MAX = (T<sub>J</sub>max T<sub>A</sub>)/θ<sub>JA</sub>. In the 16-pin TSSOP, θ<sub>JA</sub> is 96°C/W, so P<sub>D</sub>MAX = 1,200 mW at 25°C and 625 mW at the maximum operating ambient temperature of 105°C. Note that the power consumption of this device under normal operation is a maximum of 12 mW. The values for maximum power dissipation listed above will be reached only when the ADC108S102 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (5) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO ohms

# Operating Ratings<sup>(1)(2)</sup>

Operating Temperature	-40°C ≤ T <sub>A</sub> ≤ +105°C
V <sub>A</sub> Supply Voltage	+2.7V to +5.25V
V <sub>D</sub> Supply Voltage	+2.7V to V <sub>A</sub>
Digital Input Voltage	0V to V <sub>A</sub>
Analog Input Voltage	0V to V <sub>A</sub>
Clock Frequency	8 MHz to 16 MHz

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

#### **Package Thermal Resistance**

Package	$\theta_{JA}$
16-lead TSSOP on 4-layer, 2 oz. PCB	96°C / W

Product Folder Links: ADC108S102



# ADC108S102 Converter Electrical Characteristics (1)

The following specifications apply for  $V_A = V_D = +2.7 V$  to +5.25 V, AGND = DGND = 0V,  $f_{SCLK} = 8$  MHz to 16 MHz,  $f_{SAMPLE} = 500$  kSPS to 1 MSPS, and  $C_L = 50$ pF, unless otherwise noted. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}**: all other limits  $T_A = 25$ °C.

Symbol	Parameter	Conditions	Typical	Limits (2)	Units
STATIC CO	ONVERTER CHARACTERISTICS				
	Resolution with No Missing Codes			10	Bits
INL	Integral Non-Linearity (End Point Method)		±0.2	±0.5	LSB (max)
DNL	Differential Non-Linearity		±0.2	±0.5	LSB (max)
V <sub>OFF</sub>	Offset Error		+0.3	±0.7	LSB (max)
OEM	Offset Error Match		±0.07	±0.4	LSB (max)
FSE	Full Scale Error		+0.2	±0.4	LSB (max)
FSEM	Full Scale Error Match		±0.07	±0.4	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS			*	
FPBW	Full Power Bandwidth (-3dB)		8		MHz
SINAD	Signal-to-Noise Plus Distortion Ratio	f <sub>IN</sub> = 40.2 kHz, −0.02 dBFS	61.8	61.3	dB (min)
SNR	Signal-to-Noise Ratio	f <sub>IN</sub> = 40.2 kHz, −0.02 dBFS	61.8	61.4	dB (min)
THD	Total Harmonic Distortion	f <sub>IN</sub> = 40.2 kHz, −0.02 dBFS	-87.0	-73.8	dB (max)
SFDR	Spurious-Free Dynamic Range	f <sub>IN</sub> = 40.2 kHz, −0.02 dBFS	83.1	76.0	dB (min)
ENOB	Effective Number of Bits	f <sub>IN</sub> = 40.2 kHz	9.98	9.89	Bits (min)
ISO	Channel-to-Channel Isolation	f <sub>IN</sub> = 20 kHz	79.7		dB
IMP	Intermodulation Distortion, Second Order Terms	f <sub>a</sub> = 19.5 kHz, f <sub>b</sub> = 20.5 kHz	-83.9		dB
IMD	Intermodulation Distortion, Third Order Terms	f <sub>a</sub> = 19.5 kHz, f <sub>b</sub> = 20.5 kHz	-82.4		dB
ANALOG I	NPUT CHARACTERISTICS	1	<u> </u>		
V <sub>IN</sub>	Input Range		0 to V <sub>A</sub>		V
I <sub>DCL</sub>	DC Leakage Current			±1	μA (max)
_		Track Mode	33		pF
C <sub>INA</sub>	Input Capacitance	Hold Mode	3		pF
DIGITAL IN	PUT CHARACTERISTICS			*	
		$V_A = V_D = +2.7V \text{ to } +3.6V$		2.1	V (min)
V <sub>IH</sub>	Input High Voltage	$V_A = V_D = +4.75V \text{ to } +5.25V$		2.4	V (min)
V <sub>IL</sub>	Input Low Voltage	$V_A = V_D = +2.7V \text{ to } +5.25V$		0.8	V (max)
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ or } V_{D}$	±0.01	±1	μA (max)
C <sub>IND</sub>	Digital Input Capacitance		2	4	pF (max)
DIGITAL O	UTPUT CHARACTERISTICS				
V <sub>OH</sub>	Output High Voltage	I <sub>SOURCE</sub> = 200 μA		V <sub>D</sub> - 0.5	V (min)
V <sub>OL</sub>	Output Low Voltage	I <sub>SINK</sub> = 200 μA to 1.0 mA,		0.4	V (max)
I <sub>OZH</sub> , I <sub>OZL</sub>	Hi-Impedance Output Leakage Current			±1	μA (max)
C <sub>OUT</sub>	Hi-Impedance Output Capacitance <sup>(1)</sup>		2	4	pF (max)
	Output Coding		Sti	raight (Natura	I) Binarv

 <sup>(1)</sup> Data sheet min/max specification limits are specified by design, test, or statistical analysis.
 (2) Tested limits are specified to TI's AOQL (Average Outgoing Quality Level).



# **ADC108S102 Converter Electrical Characteristics**(1) (continued)

The following specifications apply for  $V_A = V_D = +2.7 V$  to +5.25 V, AGND = DGND = 0V,  $f_{SCLK} = 8$  MHz to 16 MHz,  $f_{SAMPLE} = 500$  kSPS to 1 MSPS, and  $C_L = 50 pF$ , unless otherwise noted. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}**: all other limits  $T_A = 25 ^{\circ} C$ .

Symbol	Parameter	Conditions	Typical	Limits	Units
POWER S	UPPLY CHARACTERISTICS (C <sub>L</sub> = 10 pi	F)	-		
\/ \/	Analan and Digital County Valtages	V > V		2.7	V (min)
$V_A, V_D$	Analog and Digital Supply Voltages	$V_A \ge V_D$		5.25	V (max)
1 1-	Total Supply Current	$V_A = V_D = +2.7V$ to $+3.6V$ , $f_{SAMPLE} = 1$ MSPS, $f_{IN} = 40$ kHz	0.70	1.4	mA (max)
	Normal Mode ( CS low)	$V_A = V_D = +4.75V \text{ to } +5.25V,$ $f_{SAMPLE} = 1 \text{ MSPS}, f_{IN} = 40 \text{ kHz}$	1.88	2.7	mA (max)
I <sub>A</sub> + I <sub>D</sub>	Total Supply Current	$V_A = V_D = +2.7V \text{ to } +3.6V,$ $f_{SCLK} = 0 \text{ kSPS}$	30		nA
	Shutdown Mode (CS high)	$V_A = V_D = +4.75V \text{ to } +5.25V,$ $f_{SCLK} = 0 \text{ kSPS}$	60		nA
$P_{C}$	Power Consumption	$V_A = V_D = +3.0V$ Consumption $f_{SAMPLE} = 1 \text{ MSPS}, f_{IN} = 40 \text{ kHz}$			
	Normal Mode ( CS low)	$V_A = V_D = +5.0V$ $f_{SAMPLE} = 1$ MSPS, $f_{IN} = 40$ kHz	9.4	13.6	mW (max)
	Power Consumption	$V_A = V_D = +3.0V$ $f_{SCLK} = 0 \text{ kSPS}$	0.09		μW
	Shutdown Mode (CS high)	$V_A = V_D = +5.0V$ $f_{SCLK} = 0 \text{ kSPS}$	0.30		μW
AC ELECT	RICAL CHARACTERISTICS				
f <sub>SCLK</sub> MIN	Minimum Clock Frequency		0.8	8	MHz (min)
f <sub>SCLK</sub>	Maximum Clock Frequency			16	MHz (max)
4	Sample Rate		50	500	kSPS (min)
f <sub>S</sub>	Continuous Mode			1	MSPS (max)
t <sub>CONVERT</sub>	Conversion (Hold) Time			13	SCLK cycles
DC	SCLK Duty Cycle		30	40	% (min)
DO	JOEN Daily Cycle		70	60	% (max)
t <sub>ACQ</sub>	Acquisition (Track) Time			3	SCLK cycles
	Throughput Time	Acquisition Time + Conversion Time		16	SCLK cycles
$t_{AD}$	Aperture Delay		4		ns

Copyright © 2005–2013, Texas Instruments Incorporated



# **ADC108S102 Timing Specifications**

The following specifications apply for  $V_A = V_D = +2.7V$  to +5.25V, AGND = DGND = 0V,  $f_{SCLK} = 8$  MHz to 16 MHz,  $f_{SAMPLE} = 500$  kSPS to 1 MSPS, and  $C_L = 50$ pF. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}**: all other limits  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Typical	Limits	Units
t <sub>CSH</sub>	CS Hold Time after SCLK Rising Edge		0	10	ns (min)
t <sub>CSS</sub>	CS Setup Time prior to SCLK Rising Edge		5	10	ns (min)
t <sub>EN</sub>	CS Falling Edge to DOUT enabled		5	30	ns (max)
t <sub>DACC</sub>	DOUT Access Time after SCLK Falling Edge		17	27	ns (max)
t <sub>DHLD</sub>	DOUT Hold Time after SCLK Falling Edge		4		ns (typ)
t <sub>DS</sub>	DIN Setup Time prior to SCLK Rising Edge		3	10	ns (min)
t <sub>DH</sub>	DIN Hold Time after SCLK Rising Edge		3	10	ns (min)
t <sub>CH</sub>	SCLK High Time			0.4 x t <sub>SCLK</sub>	ns (min)
t <sub>CL</sub>	SCLK Low Time			0.4 x t <sub>SCLK</sub>	ns (min)
	CS Rising Edge to DOUT High-	DOUT falling	2.4	20	ns (max)
t <sub>DIS</sub>	Impedance	DOUT rising	0.9	20	ns (max)

<sup>(1)</sup> Tested limits are specified to TI's AOQL (Average Outgoing Quality Level).



# **Timing Diagrams**




Figure 1. ADC108S102 Operational Timing Diagram




Figure 2. ADC108S102 Serial Timing Diagram




Figure 3. SCLK and CS Timing Parameters



## **Specification Definitions**

**ACQUISITION TIME** is the time required for the ADC to acquire the input voltage. During this time, the hold capacitor is charged by the input voltage.

**APERTURE DELAY** is the time between the fourth falling edge of SCLK and the time when the input signal is internally acquired or held for conversion.

**CONVERSION TIME** is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

**CHANNEL-TO-CHANNEL ISOLATION** is resistance to coupling of energy from one channel into another channel.

**CROSSTALK** is the coupling of energy from one channel into another channel. This is similar to Channel-to-Channel Isolation, except for the sign of the data.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation of the last code transition (111...110) to (111...111) from the ideal ( $V_{REF}$  - 1.5 LSB), after adjusting for offset error.

**INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to an individual ADC input at the same time. It is defined as the ratio of the power in either the second or the third order intermodulation products to the sum of the power in both of the original frequencies. Second order products are  $f_a \pm f_b$ , where  $f_a$  and  $f_b$  are the two sine wave input frequencies. Third order products are  $(2f_a \pm f_b)$  and  $(f_a \pm 2f_b)$ . IMD is usually expressed in dB.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC108S102 is ensured not to have any missing codes.

**OFFSET ERROR** is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

**SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD)** Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal where a spurious signal is any signal present in the output spectrum that is not present at the input, including harmonics but excluding d.c.

www.ti.com

**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as

THD = 20 x 
$$\log_{10} \sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}}$$


where


A<sub>f1</sub> is the RMS power of the input frequency at the output and A<sub>f2</sub> through A<sub>f6</sub> are the RMS power in the first 5 harmonic frequencies.


**THROUGHPUT TIME** is the minimum time required between the start of two successive conversions. It is the acquisition time plus the conversion time.





# **Typical Performance Characteristics**

















































































 $T_A$  = +25°C,  $f_{SAMPLE}$  = 1 MSPS,  $f_{SCLK}$  = 16 MHz,  $f_{IN}$  = 40.2 kHz unless otherwise stated.
















#### **FUNCTIONAL DESCRIPTION**

The ADC108S102 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter.

#### **ADC108S102 OPERATION**

Simplified schematics of the ADC108S102 in both track and hold operation are shown in Figure 34 and Figure 35 respectively. In Figure 34, the ADC108S102 is in track mode: switch SW1 connects the sampling capacitor to one of eight analog input channels through the multiplexer, and SW2 balances the comparator inputs. The ADC108S102 is in this state for the first three SCLK cycles after  $\overline{\text{CS}}$  is brought low.

Figure 35 shows the ADC108S102 in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge to or from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The ADC108S102 is in this state for the last thirteen SCLK cycles after  $\overline{\text{CS}}$  is brought low.




Figure 34. ADC108S102 in Track Mode




Figure 35. ADC108S102 in Hold Mode

Copyright © 2005–2013, Texas Instruments Incorporated



#### **SERIAL INTERFACE**

An operational timing diagram and a serial interface timing diagram for the ADC108S102 are shown in the Timing Diagrams section. CS, chip select, initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC108S102's Control Register is placed on DIN, the serial data input pin. New data is written to DIN with each conversion.

A serial frame is initiated on the falling edge of  $\overline{CS}$  and ends on the rising edge of  $\overline{CS}$ . Each frame must contain an integer multiple of 16 rising SCLK edges. The ADC's DOUT pin is in a high impedance state when  $\overline{CS}$  is high and is active when  $\overline{CS}$  is low. Thus,  $\overline{CS}$  acts as an output enable. Similarly, SCLK is internally gated off when  $\overline{CS}$  is brought high.

During the first 3 cycles of SCLK, the ADC is in the track mode, acquiring the input voltage. For the next 13 SCLK cycles the conversion is accomplished and the data is clocked out. SCLK falling edges 1 through 4 clock out leading zeros, falling edges 5 through 14 clock out the conversion result, MSB first, and falling edges 15 and 16 clock out trailing zeros. If there is more than one conversion in a frame (continuous conversion mode), the ADC will re-enter the track mode on the falling edge of SCLK after the N\*16th rising edge of SCLK and re-enter the hold/convert mode on the N\*16+4th falling edge of SCLK. "N" is an integer value.

The ADC108S102 enters track mode under three different conditions. In Figure 1,  $\overline{CS}$  goes low with SCLK high and the ADC enters track mode on the first falling edge of SCLK. In the second condition,  $\overline{CS}$  goes low with SCLK low. Under this condition, the ADC automatically enters track mode and the falling edge of  $\overline{CS}$  is seen as the first falling edge of SCLK. In the third condition,  $\overline{CS}$  and SCLK go low simultaneously and the ADC enters track mode. While there is no timing restriction with respect to the falling edges of  $\overline{CS}$  and SCLK, see Figure 3 for setup and hold time requirements for the falling edge of  $\overline{CS}$  with respect to the rising edge of SCLK.

During each conversion, data is clocked into a control register through the DIN pin on the first 8 rising edges of SCLK after the fall of CS. The control register is loaded with data indicating the input channel to be converted on the subsequent conversion (see , Table 1, Table 2 , and Table 3).

The user does not need to incorporate a power-up delay or dummy conversions as the ADC108S102 is able to acquire the input signal to full resolution in the first conversion immediately following power-up. The first conversion result after power-up will be that of IN0.

#### **Table 1. Control Register Bits**

DONTC	DONTC	ADD2	ADD1	ADD0	DONTC	DONTC	DONTC
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

#### Table 2. Control Register Bit Descriptions

Bit #:	Symbol:	Description
7, 6, 2, 1, 0	DONTC	Don't care. The values of these bits do not affect the device.
5	ADD2	These three bits determine which input channel will be sampled and converted at the next
4	ADD1	conversion cycle. The mapping between codes and channels is shown in Table 3.
3	ADD0	

#### **Table 3. Input Channel Selection**

ADD2	ADD1	ADD0	Input Channel
0	0	0	IN0 (Default)
0	0	1	IN1
0	1	0	IN2
0	1	1	IN3
1	0	0	IN4
1	0	1	IN5
1	1	0	IN6
1	1	1	IN7

Product Folder Links: ADC108S102



#### ADC108S102 TRANSFER FUNCTION

The output format of the ADC108S102 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC108S102 is  $V_A$  / 1024. The ideal transfer characteristic is shown in Figure 36. The transition from an output code of 00 0000 0000 to a code of 00 0000 0001 is at 1/2 LSB, or a voltage of  $V_A$  / 2048. Other code transitions occur at steps of one LSB.




Figure 36. Ideal Transfer Characteristic

### **ANALOG INPUTS**

An equivalent circuit for one of the ADC108S102's input channels is shown in Figure 37. Diodes D1 and D2 provide ESD protection for the analog inputs. The operating range for the analog inputs is 0 V to  $V_A$ . Going beyond this range will cause the ESD diodes to conduct and result in erratic operation.

The capacitor C1 in Figure 37 has a typical value of 3 pF and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch and is typically 500 ohms. Capacitor C2 is the ADC108S102 sampling capacitor, and is typically 30 pF. The ADC108S102 will deliver best performance when driven by a low-impedance source (less than 100 ohms). This is especially important when using the ADC108S102 to sample dynamic signals. Also important when sampling dynamic signals is a band-pass or low-pass filter which reduces harmonics and noise in the input. These filters are often referred to as anti-aliasing filters.




Figure 37. Equivalent Input Circuit



#### **DIGITAL INPUTS AND OUTPUTS**

The ADC108S102's digital inputs (SCLK,  $\overline{CS}$ , and DIN) have an operating range of 0 V to V<sub>A</sub>. They are not prone to latch-up and may be asserted before the digital supply (V<sub>D</sub>) without any risk. The digital output (DOUT) operating range is controlled by V<sub>D</sub>. The output high voltage is V<sub>D</sub> - 0.5V (min) while the output low voltage is 0.4V (max).

### **Applications Information**

#### TYPICAL APPLICATION CIRCUIT

A typical application is shown in Figure 38. The split analog and digital supply pins are both powered in this example by the Texas Instruments LP2950 low-dropout voltage regulator. The analog supply is bypassed with a capacitor network located close to the ADC108S102. The digital supply is separated from the analog supply by an isolation resistor and bypassed with additional capacitors. The ADC108S102 uses the analog supply  $(V_A)$  as its reference voltage, so it is very important that  $V_A$  be kept as clean as possible. Due to the low power requirements of the ADC108S102, it is also possible to use a precision reference as a power supply.

To minimize the error caused by the changing input capacitance of the ADC108S102, a capacitor is connected from each input pin to ground. The capacitor, which is much larger than the input capacitance of the ADC108S102 when in track mode, provides the current to quickly charge the sampling capacitor of the ADC108S102. An isolation resistor is added to isolate the load capacitance from the input source.




Figure 38. Typical Application Circuit



#### **POWER SUPPLY CONSIDERATIONS**

There are three major power supply concerns with this product: power supply sequencing, power management, and the effect of digital supply noise on the analog supply.

### **Power Supply Sequence**

The ADC108S102 is a dual-supply device. The two supply pins share ESD resources, so care must be exercised to ensure that the power is applied in the correct sequence. To avoid turning on the ESD diodes, the digital supply  $(V_D)$  cannot exceed the analog supply  $(V_A)$  by more than 300 mV, not even on a transient basis. Therefore,  $V_A$  must ramp up before or concurrently with  $V_D$ .

#### **Power Management**

The ADC108S102 is fully powered-up whenever  $\overline{CS}$  is low and fully powered-down whenever  $\overline{CS}$  is high, with one exception. If operating in continuous conversion mode, the ADC108S102 automatically enters power-down mode between SCLK's 16th falling edge of a conversion and SCLK's 1st falling edge of the subsequent conversion (see Figure 1).

In continuous conversion mode, the ADC108S102 can perform multiple conversions back to back. Each conversion requires 16 SCLK cycles and the ADC108S102 will perform conversions continuously as long as  $\overline{\text{CS}}$  is held low. Continuous mode offers maximum throughput.

In burst mode, the user may trade off throughput for power consumption by performing fewer conversions per unit time. This means spending more time in power-down mode and less time in normal mode. By utilizing this technique, the user can achieve very low sample rates while still utilizing an SCLK frequency within the electrical specifications. The Power Consumption vs. SCLK curve in the Typical Performance Characteristics section shows the typical power consumption of the ADC108S102. To calculate the power consumption ( $P_C$ ), simply multiply the fraction of time spent in the normal mode ( $t_S$ ) by the normal mode power consumption ( $P_S$ ) as shown in Figure 39.

$$P_C = \frac{t_N}{t_N + t_S} \times P_N + \frac{t_S}{t_N + t_S} \times P_S$$

Figure 39. Power Consumption Equation

## **Power Supply Noise Considerations**

The charging of any output load capacitance requires current from the digital supply,  $V_D$ . The current pulses required from the supply to charge the output capacitance will cause voltage variations on the digital supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, if the analog and digital supplies are tied directly together, the noise on the digital supply will be coupled directly into the analog supply, causing greater performance degradation than would noise on the digital supply alone. Similarly, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger the output capacitance, the more current flows through the die substrate and the greater the noise coupled into the analog channel.

The first solution to keeping digital noise out of the analog supply is to decouple the analog and digital supplies from each other or use separate supplies for them. To keep noise out of the digital supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 50 pF, use a 100  $\Omega$  series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance. Since the series resistor and the load capacitance form a low frequency pole, verify signal integrity once the series resistor has been added.

Copyright © 2005–2013, Texas Instruments Incorporated



#### LAYOUT AND GROUNDING

Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry and the clock line as short as possible.

Digital circuits create substantial supply and ground current transients. The logic noise generated could have significant impact upon system noise performance. To avoid performance degradation of the ADC108S102 due to supply noise, do not use the same supply for the ADC108S102 that is used for digital logic.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. However, to maximize accuracy in high resolution systems, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. In addition, the clock line should also be treated as a transmission line and be properly terminated.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

We recommend the use of a single, uniform ground plane and the use of split power planes. The power planes should be located within the same board layer. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed over the analog power plane. All digital circuitry and I/O lines should be placed over the digital power plane. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the analog ground plane at a single, quiet point.





# **REVISION HISTORY**

CI	Changes from Revision A (March 2013) to Revision B						
•	Changed layout of National Data Sheet to TI format		20				



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC108S102CIMT/NOPB	ACTIVE	TSSOP	PW	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	108S102 CIMT	Samples
ADC108S102CIMTX/NOPB	ACTIVE	TSSOP	PW	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	108S102 CIMT	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC108S102CIMTX/ NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC108S102CIMTX/ NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ADC108S102CIMT/NOPB	PW	TSSOP	16	92	495	8	2514.6	4.06



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated